

N73-21194

SPACE ULTRARELIABLE MODULAR COMPUTER
(SUMC) INSTRUCTION SIMULATOR: FINAL REPORT

By

R. T. Curran

W. A. Hornfeck

**CASE FILE
COPY**

Prepared for

NATIONAL AERONAUTICS AND SPACE ADMINISTRATION

George C. Marshall Space Flight Center

Marshall Space Flight Center, Alabama

CONTRACT NAS8-26698

November 1972

CSC

COMPUTER SCIENCES CORPORATION

SPACE ULTRARELIABLE MODULAR
COMPUTER (SUMC) INSTRUCTION
SIMULATOR: FINAL REPORT

by

R. T. Curran
W. A. Hornfeck

Prepared under

Contract NAS8-26698

Prepared for

NATIONAL AERONAUTICS AND SPACE ADMINISTRATION
GEORGE C. MARSHALL SPACE FLIGHT CENTER
MARSHALL SPACE FLIGHT CENTER, ALABAMA 35812

COMPUTER SCIENCES CORPORATION
8300 South Whitesburg Drive
Huntsville, Alabama 35802

1. REPORT NO.		2. GOVERNMENT ACCESSION NO.		3. RECIPIENT'S CATALOG NO.	
4. TITLE AND SUBTITLE Space Ultrareliable Modular Computer (SUMC) Instruction Simulator: Final Report				5. REPORT DATE Nov. 25, 1972	
				6. PERFORMING ORGANIZATION CODE	
7. AUTHOR(S) R. T. Curran and W. A. Hornfeck				8. PERFORMING ORGANIZATION REPORT #	
9. PERFORMING ORGANIZATION NAME AND ADDRESS Computer Sciences Corporation Field Services Division, Aerospace Systems Center 8300 South Whitesburg Drive Huntsville, Alabama 35802				10. WORK UNIT NO.	
				11. CONTRACT OR GRANT NO. NAS8-26699	
12. SPONSORING AGENCY NAME AND ADDRESS National Aeronautics and Space Administration Washington, D. C. 20546				13. TYPE OF REPORT & PERIOD COVERED Contractor Report	
				14. SPONSORING AGENCY CODE	
15. SUPPLEMENTARY NOTES Work performed for George C. Marshall Space Flight Center Computation Laboratory					
16. ABSTRACT This report presents the design principles, description, functional operation, and recommended expansion and enhancements for the Space Ultrareliable Modular Computer (SUMC) interpretive simulator. Included as appendices are the User's Manual, Program Module Descriptions, Target Instruction Descriptions, Simulator Source Program Listing, and a sample program printout. In discussing the design and operation of the simulator, the key problems involving host computer independence and target computer architectural scope are brought into focus.					
17. KEY WORDS Interpretive Simulator Host Computer Target Computer Target Program Microprogram				18. DISTRIBUTION STATEMENT Unclassified - Unlimited	
19. SECURITY CLASSIF. (of this report) Unclassified		20. SECURITY CLASSIF. (of this page) Unclassified		21. NO. OF PAGES 234	
				22. PRICE	

FOREWORD

The work reported herein was administered in the Applications Development Branch, Computation Laboratory, Marshall Space Flight Center with Mr. Bobby C. Hodges assigned as COR. In addition to his duties as Technical Monitor, Mr. Hodges added to our insight of the development problem through careful planning and coordination.

Acknowledgement is due Mr. Thomas E. Hill, also of the Applications Development Branch, for his many useful suggestions toward the integration of the simulator into the SUMC Support Supervisory System.

Cognizant Astrionics Laboratory personnel contributed significantly to our understanding of the SUMC design specifications.

TABLE OF CONTENTS

<u>Section</u>	<u>Title</u>	<u>Page</u>
I.	INTRODUCTION	1
II.	GENERAL DESCRIPTION OF SUMC	2
	A. SUMC ARCHITECTURE	2
	B. SUMC INSTRUCTION SET	7
III.	THE SUMC INTERPRETIVE SIMULATOR	14
	A. DESIGN PRINCIPLES	14
	B. FUNCTIONAL OPERATION	27
	C. RECOMMENDED EXPANSION AND ENHANCEMENTS	67
IV.	SUMMARY	73
V.	BIBLIOGRAPHY	75
<u>Appendix</u>	<u>Title</u>	<u>Page</u>
I.	USER MANUAL	I-1
II.	MODULE DESCRIPTIONS	II-1
III.	SUMC INSTRUCTIONS	III-1
IV.	SUMC SIMULATOR SOURCE PROGRAM	IV-1
V.	SAMPLE PROGRAM OUTPUT	V-1

LIST OF FIGURES

<u>Figure</u>	<u>Title</u>	<u>Page</u>
II-1	Simplified SUMC System Block Diagram	3
II-2	Detailed SUMC System Block Diagram	4
II-3	SUMC Breadboard System Scratch Pad Memory Map . .	6
II-4	SUMC Control Unit Flow Diagram	8
II-5	SUMC Breadboard System Data Formats	10
II-6	SUMC Breadboard System Instruction Formats	11
III-1	Simulator Subroutines Operating under MAINLIN . .	28
III-2	Integration of Simulator into SUMC Support Software	29
III-3	Flow Diagram of MAINLIN Program	31
III-4	Flow Diagram of INITLZ Routine	36
III-5	Flow Diagram of FECHM Routine	40
III-6	Flow Diagram of OPDEF Routine	42
III-7	Flow Diagram of TIMER Routine	44
III-8	Flow Diagram of SNAPRD Routine	47
III-9	Flow Diagram of TRACRD Routine	51
III-10	Flow Diagram of SMPDRD Routine	55
III-11	Flow Diagram of MMDRD Routine	58
III-12	SUMC Simulator--Peripheral Device Simulation Communication	68
A1-1	SUMC Interpretive Simulator Source Deck Setup . .	I-1
A1-2	Layout of SNAP Data Deck	I-4
A1-3	Layout of TRACE Data Deck	I-6
A1-4	Layout of SPM DUMP and MM DUMP Data Decks	I-8
A1-5	Target Computer Definition Data	I-9
A1-6	Target Computer Memory Map Data	I-11

LIST OF TABLES

<u>Table</u>	<u>Title</u>	<u>Page</u>
II-1	Instruction Set for the SUMC Breadboard System	12
	Simulator	12
III-1	Basic SUMC Simulator Modules	15
III-2	Simulator Module Definitions	17
III-3	Critical SUMC Architectural Parameters	25
III-4	Current SUMC Design Parameters	25
III-5	Target Computer Parameter Values Specified during Simulation	37
III-6	SUMC Interruption Conditions	65
III-7	Instruction Implementation Status	71

SECTION I. INTRODUCTION

This report presents the description, design principles, functional operation, and recommended expansion and enhancements for the Space Ultra-reliable Modular Computer (SUMC) interpretive simulator. Included in the appendices are the User's Manual, descriptions of machine instructions for the SUMC being modeled, Program Module Descriptions, Simulator Source Program listings, and a sample program printout.

Within the description of the simulation target computer, the basic architecture is discussed in terms of its effect on the simulator software organization. This section also includes a discussion of the instruction set which is executed under the initial simulator implementation as well as planned additions to this target instruction set.

The functional operation of the SUMC simulator is described according to basic operational modules which include the primary control loop, initialization, instruction parse and execute subroutines, user diagnostic aids, program termination, and interrupt simulation routines. In discussing the operation of the simulator, the key problems of host computer independence and target computer architectural scope are brought into focus.

A section is also included outlining recommended simulator expansion and enhancements. Simulation of input/output operations, expansion of the target instruction set, execution efficiency, and simulation of interrupt servicing operations are the topics discussed in this section.

SECTION II. GENERAL DESCRIPTION OF SUMC

A. SUMC Architecture

A simplified block diagram of the Space Ultrareliable Modular Computer (SUMC) is shown in Figure II-1. The Arithmetic Logic Unit (ALU), Main Memory Unit (MMU), Scratch-Pad Memory (SPM), Control Unit (CU) and Multiplexer/Register Unit (MRU) are the five basic functional units of the SUMC. The Floating-Point Unit (FPU) is a sixth basic unit; however, a particular SUMC configuration may or may not include the FPU. Modular construction of the SUMC allows the computer word length to be varied, in four-bit increments, to satisfy specific space mission requirements. For this application, the SUMC simulator models a target computer having a 32-bit word length and no floating-point arithmetic capability, i.e., the SUMC configuration does not include the FPU and only fixed-point arithmetic instructions may be processed.

Figure II-2 depicts a detailed block diagram of the SUMC with the basic functional units broken down into their major components. The Arithmetic Logic Unit (ALU) accepts inputs from the Floating-Point Multiplexer (FPM), SPM, I/O Unit, Microprogram Read-Only Memory (MROM), and Memory Register (MR). The Control Unit (CU) enables the appropriate multiplexer, depending on the instruction. The Add/Sub Units can perform an add, subtract, reverse subtract, logical AND, logical OR, logical EXCLUSIVE OR, 1's complement and 2's complement. The correct function is enabled by a signal from the Control Unit (CU), depending on the instruction.

The Multiplexer/Register Unit (MRU) accepts data from the ALU, SPM, I/O Unit, and FPU. The Product/Remainder Multiplexer (PRM) can accept data from the ALU, force zeros out, shift ALU data right one, left one, left two, right four, and left four. The Memory Address Multiplexer (MAM) gates data or zeros to the memory address register (MAR) from the ALU or MAR. The MAM can shift data right one, left one, left two, right four, and left four. The Multiply Quotient Multiplexer (MQM) gates data or zeros




FIGURE II-1 SIMPLIFIED SUMC SYSTEM BLOCK DIAGRAM.




Figure II-2 Detailed SUMC System Block Diagram

to the Multiply/Quotient Register (MQR) from the PRM or MQR. The data from the MQM can be shifted left one, left two, and right four. The MQR sends data to the MQM or SPM. The registers and multiplexers in the MRU are controlled by microinstruction signals from the Control Unit and allow data from the ALU to be gated through the multiplexers and clocked into various registers.

The Scratch Pad Memory (SPM) contains program addressable registers, current Program Status Word (PSW), and temporary storage area. The SUMC breadboard system, which acts as the current target computer, contains a 64-word, 32-bit scratch pad memory. The SUMC breadboard SPM contains 16 General Registers, eight Floating-Point Registers, program counter, a system mask word, a program mask word, condition code bits, protection key word and program state word. The SPM layout is shown in Figure II-3. The function of the SUMC SPM is to send data to the ALU and accept data from the MRU while controlled by microinstruction signals from the Control Unit.

The Floating-Point Unit (FPU) is a special logic section which enhances the execution of floating-point instructions. The current version of the SUMC simulator has not been designed to include floating-point capabilities and a discussion of the FPU will not be presented here.

The Control Unit (CU) decodes SUMC instructions and provides microinstruction control signals for the ALU, SPM, MMU, MRU, and FPU as required to execute the current instruction. This unit is made up of a number of distinct components and each of these is discussed briefly in the following paragraphs.

Instruction Register (IR) - This 32-bit register is used to hold the instruction which is currently being executed. The op code portion of the IR is used as an address for the IAROM.

Instruction Address Read-Only Memory (IAROM) - The IAROM is a 64-word, 12-bit read-only memory which contains the starting address of the microinstruction sequence stored in the MROM which will perform the machine instruction. The content of the IAROM, whose address is specified by the instruction op code, is gated to the Sequencer Control Unit.

SPM
ADDRESS:




FIGURE II-3. SUMC BREADBOARD SYSTEM SCRATCH PAD MEMORY MAP.

Sequencer Control Unit (SCU) - The sequencer serves as an address register for the microprogrammed read-only memory. The ten-bit sequencer register can be loaded from the IAROM, MROM, or the ALU.

Microprogram Read-Only Memory (MROM) - The MROM is 1024-word, 72-bit read-only memory containing a prestored sequence of microinstructions required to fetch and execute the program instructions, initiate and control I/O operations, and respond to external interrupts. An instruction is executed by broadcasting a location or a sequence of locations of the MROM to the ALU, SPM, MRU, FPU, and main memory.


Iteration Counter (IC) - The IC is used to control the number of times a single or a sequence of microinstructions in the MROM should be repeated. The six-bit IC register can be loaded from the IR, ALU, and MROM.

Figure II-4 is a flow chart which depicts the sequence of operations performed by the Control Unit in executing an instruction. More detailed explanations of the operating of the SUMC Control Unit as well as other SUMC architectural features can be found in appropriate literature (1), (2), (3), (4), pertaining to SUMC hardware characteristics. The preceding discussion is intended to relate only the basic principles of SUMC architectural design and the source of the material has been the SUMC Breadboard System Operations Guide (1).

B. SUMC Instruction Set

The SUMC breadboard system is a 32-bit byte-oriented machine which performs arithmetic operations that fall into four classes: fixed point and logical arithmetic, floating-point arithmetic, character manipulation, and I/O operations. The fixed-point and logical arithmetic operations require the following data types:

- Half-word fixed-point number
- Full-word fixed-point number
- Fixed-length logical information



() = CONTENTS OF

FIGURE II-4. SUMC CONTROL UNIT (CU) FLOW DIAGRAM

The floating-point arithmetic operations require:

- Short floating-point number
- Long floating-point number

The character manipulation operations require:

- Packed decimal number
- Zoned decimal number
- Variable-length logical information

Figure II-5 shows the data formats for the eight different types of data mentioned above. The SUMC simulator is presently concerned with six of the eight data types in that floating-point capabilities will be added to the program at a later time.

The SUMC breadboard system uses instruction formats which may be one, two, or three half-words in length. A total of five different instruction formats are used:

- RR - register-to-register operation format
- RX - register-and-indexed-storage operation format
- RS - register-and-storage operation format
- SI - storage-and-immediate-operand operation format
- SS - storage-to-storage operation format

The instruction formats are shown in Figure II-6 along with a brief description of the different fields of each instruction. In describing the execution of instructions, operands are designated as first, second, and third operands according to the manner in which they participate. The operand to which a field in an instruction format applies is denoted by the number following the code name of the field.

Table II-1 lists the instruction set which has been implemented for the SUMC breadboard system simulator. This table contains the instruction op codes, their corresponding mnemonics, and appendix page numbers referring to the instruction description. As mentioned previously, there are four types, or groups, of instructions and the present version of the simulator will interpretively execute SUMC programs for the breadboard





FIGURE II-5. SUMC BREADBOARD SYSTEM DATA FORMATS.



OP CODE - ISTR INSTRUCTION OPERATION CODE

R 1 - REGISTER OPERAND 1 SPM ADDRESS

R 2 - REGISTER OPERAND 2 SPM ADDRESS

R 3 - REGISTER OPERAND 3 SPM ADDRESS

X 2 - OPERAND 2 INDEX REGISTER SPM ADDRESS

B 1 - OPERAND 1 BASE REGISTER SPM ADDRESS

B 2 - OPERAND 2 BASE REGISTER SPM ADDRESS

D 1 - OPERAND 1 DISPLACEMENT

D 2 - OPERAND 2 DISPLACEMENT

I 2 - IMMEDIATE OPERAND 2

L 1 - OPERAND 1 LENGTH SPECIFICATION

L 2 - OPERAND 1 2 LENGTH SPECIFICATION

FIGURE II-6. SUMC BREADBOARD SYSTEM INSTRUCTION FORMATS.

Table II-1. Instruction Set for the SUMC Breadboard System Simulator

Group I. Standard (Fixed-Point) Instructions

<u>Code</u>	<u>Mnemonic</u>	<u>Page</u>	<u>Code</u>	<u>Mnemonic</u>	<u>Page</u>	<u>Code</u>	<u>Mnemonic</u>	<u>Page</u>
04	SPM	III-2	40	STH	III-6	80	SSM	III-13
05	BALR	III-2	41	LA	III-6	82	LPSW	III-13
06	BCTR	III-2	42	STC	III-7	86	BXH	III-13
07	BCR	III-2	43	IC	III-7	87	BXLE	III-13
0A	SVC	III-3	44	EX	III-7	88	SRL	III-14
			45	BAL	III-7	89	SLL	III-14
10	LPR	III-3	46	BCT	III-8	8A	SRA	III-14
11	LNR	III-3	47	BC	III-8	8B	SIA	III-14
12	LTR	III-3	48	LH	III-8	8C	SRDL	III-15
13	LCR	III-3	49	CH	III-8	8D	SLDL	III-15
14	NR	III-4	4A	AH	III-9	8E	SRDA	III-15
15	CLR	III-4	4B	SH	III-9	8F	SLDA	III-15
16	OR	III-4	4C	MH	III-9			
17	XR	III-4	4E	CVD	III-9	90	STM	III-16
18	LR	III-4	4F	CVB	III-10	91	TM	III-16
19	CR	III-5				92	MVI	III-16
1A	AR	III-5	50	ST	III-10	93	TS	III-16
1B	SR	III-5	54	N	III-10	94	NI	III-17
1C	MR	III-5	55	CL	III-10	95	CLI	III-17
1D	DR	III-5	56	O	III-10	96	OI	III-17
1E	ALR	III-6	57	X	III-11	97	XI	III-17
1F	SLR	III-6	58	L	III-11	98	LM	III-17
			59	C	III-11			
			5A	A	III-11			
			5B	S	III-11			
			5C	M	III-12			
			5D	D	III-12			
			5E	AL	III-12			
			5F	SL	III-12			

Group III. Character Manipulation Instructions

<u>Code</u>	<u>Mnemonic</u>	<u>Page</u>	<u>Code</u>	<u>Mnemonic</u>	<u>Page</u>
D1	MVN	III-19	F1	MVO	III-21
D2	MVC	III-19	F2	PACK	III-21
D3	MVZ	III-19	F3	UNPK	III-22
D4	NC	III-19			
D5	CLC	III-20			
D6	OC	III-20			
D7	XC	III-20			
DC	TR	III-20			
DD	TRT	III-21			

system which contain any of the Group I or Group III instructions of Table II-1.

Appendix II describes the execution of the Group I and Group III instructions as they are processed by the SUMC breadboard system and simulated by the SUMC interpretive simulator.

SECTION III. THE SUMC INTERPRETIVE SIMULATOR

A. Design Principles

1. Host Computer Independence. One of the primary design goals for the interpretive simulator is the capability to simulate the operation of the SUMC family of machines on a variety of host computers. To accomplish this, great care has been taken to identify all host-machine-dependent operations which must be performed during a simulation.

The need to design a host computer independent simulator has been dictated by two considerations. First, and probably more important, the resulting program would be valuable to a larger cross-section of users if the problem of transferring the simulator between host computers is not a major or costly undertaking. Secondly, the development effort may be done on whichever machine may be practical or available (in this case, an IBM 7094) and the finished simulator is then easily converted for use on other host systems (in this case, a Univac 1108).

The choice of an appropriate simulator source language was influenced strongly by the desirability of maintaining host computer independence. The standard FORTRAN IV source language was chosen for the simulator since it represents a high-level language which is common to most large-scale computer systems. Although a higher-level language would have eased programming efforts, it was decided that the machine-independence criterion was of overriding importance. It has been recognized that certain FORTRAN IV processing characteristics will vary from one system to the next; however, these have been noted and appropriate coding is used to circumvent this problem.

The requirement for program transfer among several computer installations has led to a highly modular program structure. The simulator has thus been constructed as a set of quasi-independent modules, regulated by a control module, as shown in Table III-1. This table includes all program modules which are presently included in the basic simulator package and those modules which are not completely machine independent are




TABLE III-1. BASIC SUMC SIMULATOR MODULES.

marked with an asterisk. Table III-2 gives a brief description of the function of each program module. Transfer of the simulator among host computers would therefore require modifications or replacement of only those modules marked in the figure.

There are three primary areas of programming for the simulator in which differences in host computer characteristics had a noticeable effect. These are:

- host computer word length
- host computer arithmetic
- host computer I/O procedures

Problems encountered in each of the above areas have been resolved such that the simulation package is machine independent to the fullest possible extent.

a. Word Length. The possibility of a variation in host computer word length when transferring the simulator between host systems is a readily apparent problem. A parameter, IHOST, specifying the host computer word length has therefore been introduced as a common variable in appropriate simulator subroutines. The IHOST variable is initialized along with other standard program variables prior to start of a simulation.

b. Arithmetic. The SUMC target computer employs two's-complement arithmetic exclusively. However, a given host computer may be a two's-complement, one's-complement or sign-magnitude machine. The following possibilities are therefore reasonably likely:

- 2's-complement target computer & 2's-complement host
- 2's-complement target computer & 1's-complement host
- 2's-complement target computer & sign-magnitude host

In the first case, when both target and host computers employ 2's-complement arithmetic, simulation of target computer operations is straightforward and conversion problems are not present.

In the two latter cases, however, proper conversions must be made during simulation since arithmetic quantities are represented differently in host and target systems. The present version of the SUMC simulator

Table III-2. Simulator Module Definitions

Program Modules	Function Summary
A. INITIALIZATION	
1. Target Computer Parameters	Input values for host and target computer architectural parameters.
2. Target Program	Input target computer memory map.
3. Diagnostics Data	Input diagnostics keys and corresponding numerical data for diagnostic control.
4. Simulator Variables	Input internal simulation parameters.
B. INSTRUCTION EXECUTION	
1. Fetch	Fetch instructions and data from simulated main memory.
2. Store	Store instructions and data in simulated main memory.
3. Instruction Decode	Parse current instruction and represent contents as FORTRAN variables.
4. Interpretive Execution	Process current instruction.
5. Common Routines	Arithmetic processing common to several instruction routines.
6. Timer	Maintains records pertaining to program simulated elapsed time.
C. DIAGNOSTICS	
1. Header	Information printed to identify diagnostic output.
2. Snap	Check and execute SNAP diagnostic.
3. Trace	Check and execute TRACE diagnostic.
4. SPM Dump	Check and execute SPM DUMP diagnostic.
5. Block MM Dump	Check and execute BLOCK MM DUMP diagnostic.
6. Full MM Dump	Check and execute FULL MM DUMP diagnostic.
D. TERMINATION	
1. Detection	Detect program termination conditions.
2. Statistics	Collect and print end-of-run statistics.
3. Restart	Collect restart data.

Table III-2. Simulator Module Definitions (Continued)

Program Modules	Function Summary
E. INTERRUPTS AND ERRORS	
<ol style="list-style-type: none"> 1. Error Detection 2. Interrupt Detection 3. Interrupt Stacking 4. Interrupt Service 5. PSW Update 	<p>Detect and flag error conditions. Detect and identify interrupt conditions. Maintain stack of pending interrupts. Process pending interrupts at appropriate times according to predetermined priorities. Maintain old and new program status words in simulated MM and SPM</p>
F. UTILITY	
<ol style="list-style-type: none"> 1. Arithmetic 2. Conversion 3. Bit Manipulation 	<p>Perform generic arithmetic operations. General conversion routines. Perform generic bit manipulation operations.</p>

is operational on the IBM 7094 system which is a sign-magnitude machine. Two special (host machine dependent) routines are therefore present - ITWTSM, for conversion of 2's-complement data to sign-magnitude representation, and ISMTWO, for conversion of sign-magnitude to 2's-complement representation. Prior to simulation of a particular SUMC operation, appropriate target computer data must be converted to host machine form using the ITWTSM routine. Following the simulated operation, which is performed under host machine arithmetic, the results are converted to target machine form using the ISMTWO routine. It should be noted here that performing arithmetic operations using an arithmetic base other than that of the host machine would be prohibitive from an efficiency standpoint. Thus, the conversion routines are necessary.

Transfer of the simulator to a Univac 1108 operating environment would of course require appropriate conversion routines in order to perform arithmetic operations using the host computer 1's-complement representation. Substitution of the different conversion routines can be done with a minimum of difficulty.

c. I/O Operations. The most difficult problem encountered in achieving a truly machine independent simulator has been in the area of host machine Input/Output operations. That is, I/O processing characteristics are highly dependent on the particular choice of host computer. For this reason, all simulation procedures which require the utilization of host computer I/O operations have been segregated so that extensive I/O revisions are not necessary when transferring the simulator between host computers.

Host computer I/O operations are necessary during four distinct simulation phases:

- Initialization
- Diagnostics
- Termination
- Interrupt servicing

During initialization, the host computer must input the target computer memory map as well as the various target machine and host machine

parameters which are needed for simulation. All READ operations which are performed by the host computer are included in the subroutine INITLZ. This routine handles the initialization operations at the start of each simulation and must input the following:

- Target computer main memory map
- Target computer SPM map
- Target computer architectural parameters
- Host computer architectural parameters
- Simulation control variables
- Diagnostics variables

This routine is written in standard FORTRAN IV for processing on the IBM 7094. Operation on another host machine could of course require modification or replacement of INITLZ.

The simulator includes a number of diagnostic features which require both READ and WRITE operations to be performed by the host computer. Since the simulation diagnostic aids are designed primarily for target computer debugging and verification in the environment of a commercially available system, the applicable routines are inherently host machine dependent to a certain extent. However, by coding these routines in the standard FORTRAN IV source language and circumventing host computer dependencies where possible, the modifications required for switchover to a different host system are not major ones.

Several host machine I/O operations are required at the termination of a simulation run. These are WRITE operations which may be any of the following:

- error messages
- statistical dumps
- target memory dumps
- diagnostics information

Each of the above output operations have been coded using distinct subroutines and standard FORTRAN IV source language. Relatively few lines of code are needed for these operations which allows subroutines that are easily transferable between host systems.

The Interrupt Service routines have not been finalized for the IBM 7094 version of the simulator. Some machine dependencies exist in the present scheme; however, it is hoped that the final version of the simulator will feature interrupt processing simulation which is completely host machine independent.

2. Target Computer Architectural Scope. The basic interpretive simulator, as presently configured, operates on an IBM 7094 host system and has the capability to model a SUMC family of target machines. This section will be devoted to a discussion of the SUMC characteristics and design parameters which may vary under the present simulation program. Flexibility has been designed into the simulator so that an even wider range of target machines may eventually be modeled through future enhancements to the basic program. These possibilities are also discussed in this section.

The simulator has been designed such that changes in the following SUMC architectural features can be accommodated presently or with little additional modification.

- SUMC word length
- main memory size
- scratch-pad memory size
- scratch-pad memory organization
- microprogram read-only-memory contents
- addition of floating-point arithmetic unit
- I/O devices
- interrupt response routines

The present version of the SUMC simulator is capable of adjusting to variations in several of the above features. Planned enhancements in the remaining areas will allow the simulation of a widely varying group of target computers. The present allowable architectural scope of the SUMC target computer, in terms of the above mentioned features, will be described here in detail.

a. SUMC Target Computer Word Length. The current version of the SUMC simulator is intended to model a target computer having a word

length of 32 bits. However, the program can be readily modified to simulate a similar SUMC computer having a smaller word length. The allowable word lengths vary from a minimum of 16 bits to the present 32 bits, with the restriction that the word length be a multiple of four. This restriction is certainly reasonable since the SUMC has been designed as a four-bit modular computer. The target computer word length is a simulation parameter in the form of a COMMON variable called ITARG, which may be initialized by the user at the start of a simulation.

b. SUMC Target Computer Main Memory Size. A variation in the size of the target computer main memory is certainly a very likely possibility. Provision has been made for this occurrence in the present version of the SUMC simulator. The number of addressable locations in the SUMC main memory is specified for the simulation program via the DIMENSION statement for the array IMAINM. The size of simulated target main memory can then be changed by modification of the IMAINM array dimension statement in each appropriate subroutine or subprogram. The IMAINM array contains the current contents of simulated SUMC main memory throughout the simulation. The number of addressable locations which may be simulated for the SUMC main memory varies from a minimum of 128 locations to a maximum of 32,768 locations.

c. SUMC Target Computer SPM Size. As in the case of target computer main memory size, SUMC scratch-pad memory size is likely to vary. In the present version of the simulator, SPM registers are simulated as an array called ISPM, which contains the current contents of the target computer SPM in SUMC format. If the number of registers contained in SPM should change for a particular target computer, a simple change in the dimension statement for the ISPM array will effect a corresponding change in the simulation program. The present SUMC target machine utilizes a SPM which contains 64 registers. This represents the minimum number of SPM words which are anticipated for a particular target computer configuration. Any reasonable increase in the target computer SPM size could be handled under the present program.

d. SUMC Target Computer SPM Organization. Figure II-3, which is referred to in a previous section, describes the SUMC SPM layout

which is used for the current target computer. It basically consists of:

- General registers
- Floating-point registers
- Status registers
- Temporary storage registers
- Spares

Due to the fact that the component parts of Scratch Pad Memory as well as their organization may vary from one SUMC application to the next, the SUMC simulator has been designed with considerable flexibility in this respect.

(1) General Registers - This group of registers is made up of accumulators, base registers, index registers, and general purpose registers. The present design philosophy is to allow each of the general registers to be used as an accumulator, base register, or index register. That is, a contiguous block of 16 general purpose registers. In addition, this block of registers may occupy any 16 continuous SPM locations. A particular general register is addressed by adding an offset from zero to the instruction register address, with the offset being a simulation parameter initialized by the user.

(2) Floating Point Registers - The simulator currently contains no provisions for executing floating point instructions and therefore does not allocate SPM registers for floating point operations. The problem of register storage for floating point arithmetic will be addressed when a final version of the SUMC simulator is implemented.

(3) Program Status Word (PSW) - Target computer program control and linkage is accomplished through a number of program status words, as in the IBM 360 machine. Under this scheme, the current program status word resides in scratch pad memory in the form of a group of status registers. For the simulator, all status words used in controlling the target computer are present in the form of COMMON variables. In assigning SPM locations for the status information, each simulation variable, which is actually part of the overall program status word, is made

equivalent to its desired SPM location. To change the layout of the PSW in scratch pad memory, an appropriate change in each applicable EQUIVALENCE statement is necessary.

(4) Temporary Storage Registers - Ten temporary storage registers are included in the target SUMC SPM layout. The number and location of these registers may be varied in the current version of the SUMC simulator. The temporary registers are assigned to elements of the ISPM array using FORTRAN EQUIVALENCE statements and appropriate modifications of these statements will adjust the ISPM layout accordingly.

(5) Spares - Any SPM registers which remain unused for a given scratch pad layout are included in this category and are inconsequential to simulator operations.

Table III-3 lists the critical SUMC design parameters which may vary according to the particular target computer under consideration. Minimum and maximum values permitted for each parameter are given along with incremental variations which are allowed. Table III-4 lists the values which are currently assumed for the SUMC target computer and have been implemented in the initial version of the simulator.

e. SUMC Target Computer MROM. SUMC instruction execution is controlled by signals from the microprogrammed read-only memory. Any additions, deletions, or modifications which are made to the instruction set of the target computer are implemented through a change in the applicable microcode. The SUMC simulator, in a similar manner, performs interpretive instruction execution by means of FORTRAN subroutines and, therefore, changes in the instruction set of the target computer are transformed into modifications in the appropriate subroutine. The present version of the simulator performs all actual instruction execution operations with the OPDEF subroutine and instruction set changes would, in most cases, involve only this particular subroutine.

f. SUMC Target Computer Floating Point Arithmetic. No floating point arithmetic instructions have been implemented for this version of the SUMC simulator. The addition of floating point arithmetic capability is planned as one of the early enhancements to the basic simulator.

Table III-3. Critical SUMC Architectural Parameters

Parameter	Minimum	Maximum	Increment
Word Length (bits)	16	32	4
SPM Size (words)	16*	256	-
Accumulators	1	16	1
Base Registers	1	16	1
Index Registers	1	16	1
General Registers	0	16	1
MM Size (locations)	128*	32,768	-

*The minimum is shown for illustrative purposes and is not considered to be a critical value.

Table III-4. Current SUMC Design Parameters

Parameter	Value
Word Length (bits)	32
SPM Size (words)	64
Accumulators	0
Base Registers	0
Index Registers	0
General Registers	16
MM Size (locations)	4,096

g. SUMC Target Computer Interrupts. The interrupt scheme associated with a given target computer will in general be unique to that particular machine. This dependence of the interrupt action on the target computer results in an interruption package for the SUMC simulator which will vary greatly from one application to the next. An attempt has therefore been made to isolate all interrupt operations in the simulator within a few specific program modules.

The present SUMC target computer employs an interrupt scheme which is similar to that of an IBM/360 system, with certain exceptions. An interruption consists of storing the current PSW as an old PSW and fetching a new PSW. Processing resumes in the state indicated by the new PSW. The old PSW contains the address of the instruction that would have been executed next if an interruption had not occurred and the instruction-length code of the last interpreted instruction.

The interruption action for the target computer will differ from IBM/360 operation in the following respects:

- Interrupts occur from just a single I/O channel.
- External interrupts originate only from the operator interrupt key.
- No decimal arithmetic program interruptions.
- No protection exception program interruption.

With the exception of the above differences, interrupt processing for the SUMC target computer will parallel that of the IBM/360 system.

The simulator presently is capable of detecting all target computer interrupt conditions and will notify the user of their presence. Interrupt response or service routines have not been implemented for this version of the simulator but are planned for inclusion at a later date. A detailed explanation of all interrupt conditions which are detected and the program action which is taken will be given in a later section of this report.

h. SUMC Target Computer I/O. The SUMC simulator does not provide for simulation of input/output operations performed by the target

computer. Actual simulation of I/O operations will be performed by I/O device simulation routines which will be written for each individual application. Another section of this report, which covers future enhancements and expansion of the SUMC simulator, will describe in further detail a proposed I/O simulation scheme which could be added to the basic simulator at a later time.

B. Functional Operation


The SUMC interpretive simulator has been designed in a stand-alone, highly modularized fashion with a single supervisor module, MAINLIN, controlling all simulation sequencing. As shown in Figure III-1, the sub-routines which operate under control of MAINLIN are divided into six areas:

- Initialization routines
- Instruction fetch and execute
- Diagnostics routines
- Termination routines
- Interrupt servicing
- Utility routines

Although there are no restrictions within the basic simulator package concerning CALLING and CALLED subroutines, the basic cycling of operations which are performed to interpretively execute each instruction is controlled in a macro sense by the MAINLIN program.

The simulation process performed by the complete set of program modules, under control of MAINLIN, is functionally self-contained for present operation in the IBM/7094 development environment. However, the SUMC simulator will ultimately become part of a larger set of programs devoted to support of the SUMC family of computers as shown in Figure III-2, Integration of Simulator into SUMC Support Software. This report will describe the functional operation of the simulator in its present form as an independent programming system.

1. Primary Control Loop. As mentioned in the previous section and shown in Figure III-1, the basic control for the simulator is provided






FIGURE III-2. INTEGRATION OF SIMULATOR INTO SUMC SUPPORT SOFTWARE

by the MAINLIN program. The simulation process is carried out, under control of MAINLIN, in the following primary phases:

- Input of Job Description
 - host computer parameters
 - target computer parameters
 - diagnostics control variables
 - target computer memory map
- Interpretive Execution of Target Program
 - interruption action
 - fetch and decompose next target instruction
 - perform diagnostics requested
 - execute instruction and update timer
 - error termination or process next instruction
- Termination of Program
 - printout of requested results and/or error message
 - exit

A flow diagram of the MAINLIN routine is shown in Figure III-3. The initial action taken by the program is to dimension all necessary variables and define the program COMMON area. The simulation initializer routine, INITLZ, is then called in order to input the necessary simulation parameters, diagnostics keys, and target program.

If the simulator has been properly initialized, the error flag remains set at zero and the program begins the interpretive execution of target program instructions in the following steps.

a. If the interrupt counter is at zero, there are no interrupts pending from a previous instruction and control is transferred to the simulated fetch cycle. If any interrupts are pending, they are serviced according to a predetermined priority. Interrupt servicing will be handled by subroutine calls controlled by interrupt keys.

b. After all pending interrupts have been serviced, the next instruction is fetched from simulated target main memory by the FECHM




FIGURE III-3. FLOW DIAGRAM OF MAINLIN PROGRAM




FIGURE III-3 (CON'T)
32

routine. This subroutine obtains the proper instruction according to a simulated program counter. FECHM also parses the current instruction in order to transform all information contained in the instruction word into the form of FORTRAN variables usable by the simulator.

c. The simulation error flag is checked again upon return from the FECHM subroutine and, if it remains zero, the program begins checking for user diagnostic requests. The four types of user diagnostics made available by the simulator are checked as follows:

(1) If any main memory "snap" diagnostics have been requested by the user, the SNAPEX subroutine is called to execute the check. This routine checks all extant snap keys to determine whether the user desires data at this point in the program. If so, the appropriate data is collected for printout.

(2) If any register traces have been requested, the TRACEX subroutine is called to execute the check. This routine checks all trace keys and collects appropriate data if a register trace is desired.

(3) If a printout of scratch pad memory contents is desired at some time during the simulation, the SPMDEX routine is called at this point to check SPM dump keys which have been supplied by the user to trigger the diagnostic. If triggered, the current contents of all SPM registers are printed before executing further.

(4) A printout of the contents of a particular block of contiguous main memory locations may be requested by the user at some point during the simulation. The BLMDX subroutine is called to check keys used to trigger this dump. If triggered, a printout of the contents of the specified locations is executed by this routine.

d. The program is now set up to perform the interpretive execution of the current instruction. The OPDEF subroutine is called for this purpose and subsequently performs arithmetic operations and data manipulation called for by the instruction. The interpretive execution of a target instruction must maintain the contents of all SUMC registers available to the target-computer programmer. In addition, the contents of

the simulated SUMC registers must duplicate, on a bit-for-bit basis, the contents of actual target computer registers under normal operation.

e. If the simulator error flag remains set at zero upon return from the OPDEF subroutine, the TIMER routine is called for the purpose of updating simulated execution time.

f. Following the return from the TIMER subroutine and another check of the error flag, the program returns to the interrupt detection loop and prepares to execute the next instruction.

At the termination of a simulation run, due to either (1) the execution of a target program HALT instruction or (2) the setting of the simulation error flag, the TERMIN subroutine is called. This routine presently handles post processing statistics printouts, but will also control collection of simulation restart data when this capability is implemented.

2. Initialization. The SUMC has been designed as a highly modular machine and is therefore capable of being configured in a number of different ways. This feature presents a unique problem in the simulation of such a machine in that quite a large number of target computer characteristics must be parameterized and input to the simulator as variables during initialization. These parameters involve both hardware and software aspects of the target computer which are subject to change from one application to the next.

The arrays which simulate SUMC scratch pad memory and main memory must be given their initial values during the initialization program. Any registers or main memory locations which are dedicated under a particular SUMC configuration must appear in appropriate EQUIVALENCE statements. These equivalence statements would require modification when changes in dedicated register assignments are made. The initialization operation for simulated SUMC main memory will of course include the input of the SUMC target program.

The simulation diagnostics which are available to the user - SNAP, TRACE, SPM DUMP, and MM DUMP - are controlled through a set of diagnostic

keys which trigger an appropriate printout at a specified point in the program. The diagnostics keys, if any, are specified by the user and input to the simulator by the INITLZ routine.

Finally, those simulation variables which are required internally by the simulator are initialized by INITLZ. Figure III-4 is a flow diagram showing the distinct operations performed during initialization by the INITLZ subroutine.

The first three operations performed by INITLZ, as shown in the flow diagram, are:

- dimension variables and define COMMON
- EQUIVALENCE statements
- initialize simulation variables.

These initialization operations require no input from the user, but are handled internally by the simulator. The final four operations require external inputs to the simulator and the nature of these inputs is described in the following paragraphs.

a. READ user variables. The current version of the simulator allows the user to specify twelve of the key target computer parameters in the form of input data. Table III-5 lists the twelve variables which must be initialized by the user and Appendix I, SUMC Simulator User's Manual, specifies data formats to be followed for proper input.

b. Initialize SPM registers. Part of the SPM initialization procedure is the specification of the function of SPM registers. This is done in part by the user as indicated by Table III-5 and variables LOCG, LOCT, and LOCF. Armed with this information, along with appropriate DIMENSION statements for each block of registers, the exact location of each general register, floating point register, and temporary storage register is known to the program. The function and location of all other registers in scratch pad memory are specified for the program through EQUIVALENCE statements.

c. READ diagnostics keys. Any of the available simulator diagnostics which the user may wish to exercise must be activated through




FIGURE III-4. FLOW DIAGRAM OF INITLZ ROUTINE

Table III-5. Target Computer Parameter Values Specified
During Simulation

Variable	Parameter Description
IHOST	Host computer word length
ITARG	Target computer word length
MAXCOR	Number of addressable locations in target MM
LOBOUN	Target MM lower bound address
JIBOUN	Target MM upper bound address
MAXSPM	Number of registers in target SPM
LOCG	Offset to first SPM general register
LOCT	Offset to first SPM temporary register
LOCF	Offset to first SPM floating-point register
IFWA	Target program first word address
INADDR	Target program first instruction address
MAXTIM	Maximum simulated execution time

the appropriate diagnostics input data. The INITLZ routine is presently designed to read this data from cards supplied by the user. A detailed description of the simulator diagnostics features is included in a later section of this report. The proper data formats as well as the deck set-up used for diagnostics input are given in Appendix I, SUMC Simulator User's Manual.

d. READ target (SUMC) computer program. This portion of the INITLZ routine reads the target program which is to be simulated. The program is input in SUMC machine language form since the actual program input consists of the target SUMC main memory map. This memory map is stored in the IMAINM array, which will contain the simulated contents of target computer main memory throughout the simulation. The data formats and deck set-up for input of the target program are also given in Appendix I.

3. Instruction Parse and Execute. The nucleus of the SUMC interpretive simulator is made up of two subroutines which simulate the instruction fetch and execute operations. The first of these subroutines, FECHM, performs the following functions:

- Validate instruction address
- Fetch one-, two-, or three-halfword instruction from simulated SUMC main memory
- Classify current instruction and parse contents accordingly
- Validate all instruction operand addresses and fetch appropriate data.

The second subroutine, OPDEF, is called if FECHM is correctly executed and performs the following functions:

- Interpretively execute the instruction
- Validate simulated execution
- Place results in appropriate registers in target computer form
- Update timers and statistics variables.

The FECHM and OPDEF subroutines act in a supervisory capacity during the execution of each target instruction. That is, all basic operations required during the instruction execution phase are performed within the FECHM and OPDEF routines; however, frequently used or mundane arithmetic operations are processed by called subroutines or function subprograms. In addition, in the presence of error conditions or interrupts, control is transferred to an appropriate service subroutine.

A flow diagram of the basic FECHM subroutine is shown in Figure III-5. The diagram is simplified but nevertheless illustrates all basic operations and control functions executed by FECHM. An explanation will be given here of the basic steps followed in performing the simulated fetch operation.

- a. The initial action taken following a CALL to the FECHM subroutine is the validation of the current instruction address which is represented by the integer variable PCNTR. Two checks are made--the first test determines whether PCNTR is larger than the maximum number of addressable locations in simulated main memory and the second test determines whether PCNTR addresses a memory location which falls within the target program area of simulated main memory. If either of the tests fail, an error flag is set to identify the anomaly and an error termination routine, ERINS, is called.

- b. If PCNTR addresses a valid target program location, the instruction is fetched from IMAINM in halfword segments. Immediately after a fetch of the first halfword and the extraction of the instruction op code, a check is performed to determine (1) the validity of the op code and (2) the instruction classification. If the op code is invalid, the program is terminated by setting the appropriate error flag and calling ERINS. In the absence of any errors, the remaining one or two halfwords which make up the complete instruction are fetched from IMAINM (except in the case of an RR instruction which is comprised on only a single halfword). The number of halfwords making up a particular instruction is of course a function of the op code.




FIGURE III-5. FLOW DIAGRAM OF FECHM ROUTINE.

c. As each instruction halfword is fetched, the information contained in each segment of the halfword is parsed out and stored in a separate array, ISEGTA, which is used to store all components of the current instruction as FORTRAN variables. In addition, the effective addresses of any instruction memory operands are calculated and these operands, if any, are fetched from IMAINM and stored as FORTRAN variables.

d. As the current instruction is fetched from IMAINM and parsed by the FECHM subroutine, each instruction operand or address is validated before proceeding further. If errors or interrupt conditions are detected, appropriate flags are set to identify the source and service subroutines are called. Unless a target program HALT instruction is being processed, control is relinquished to the MAINLIN supervisor routine immediately after the fetch is completely validated.

A flow diagram of the basic OPDEF subroutine is shown in Figure III-6. This subroutine will only be called following the successful completion of an instruction fetch and simulates the execution of the current target instruction. The basic steps followed during OPDEF execution are explained in the following paragraphs.

a. After initializing the program constants which are needed by the OPDEF subroutine, a computed GO TO transfers control to that portion of the routine which will interpretively execute the fetched instruction. Since the operation to be performed by the current instruction is uniquely defined by the instruction op code, it is this parameter which is used as the transfer control variable.

b. During the execution of an instruction, both intermediate and final results are checked to determine whether an error has occurred or an interrupt condition is present. In either case, the identifying flags will be set and the appropriate error termination or interrupt service routine will be called.

c. Although the interpretive nature of the simulator allows the use of host computer hardware for efficient execution of each instruction, all instruction results must be stored in the proper simulated




FIGURE III-6. FLOW DIAGRAM OF OPDEF

registers in exact SUMC target computer form at the conclusion of each instruction. That is, fidelity in yielding the correct result for an arbitrary instruction is the criterion rather than fidelity in executing the precise SUMC sequence to obtain the result. Furthermore, determination of the validity of a result occurs at the level of visibility to the programmer. This means that during the execution sequence, the simulator maintains the contents of computer storage that are available to the programmer but does not necessarily maintain registers, status indicators and other computer storage not available for reference by the programmer.

d. Following the error-free execution of any instruction and a return to the MAINLIN supervisory routine, a CALL is issued to the TIMER subroutine in order to update simulation statistics. Figure III-7 shows the basic flow diagram for the TIMER routine and the following paragraphs give further details concerning statistics updating.

- The program variable IOFFST is an instruction counter and is incremented by one following the successful execution of each target program instruction.
- The complete set of all target computer instructions has been divided into ten distinct classes for statistics purposes. These classes are:
 - (1) Register-Register exclusive of other categories
 - (2) Arithmetic
 - (3) Logical
 - (4) Testing
 - (5) Branch
 - (6) Shift
 - (7) Input/Output
 - (8) Special
 - (9) Privileged
 - (10) Executive Call

A count of the number of target instructions of each class which have been executed is kept current during a simulation. The TIMER routine increments the appropriate class count by one following each instruction execution. The




FIGURE III-7. FLOW DIAGRAM OF TIMER ROUTINE

total number of instructions processed in each class is available when the simulation is terminated.

- The total simulated execution time is also computed at the conclusion of each instruction execution. This total is computed by adding the time which would be required by the target computer for executing the current instruction to the accumulated time.
- In a similar manner, the simulated execution time associated with each of the instruction classes mentioned above is computed by TIMER. When the simulation is terminated, the total execution time attributed to each of the ten classes of instructions is available.

If the current simulated execution time computed by the TIMER subroutine is less than the allowable maximum execution time, the program executes a normal return to the MAINLIN routine. In this event, barring any pending interrupts, another simulation cycle begins with an instruction fetch. If the accumulated execution time exceeds the specified maximum time, an error flag is set and the program is terminated.

4. User Diagnostic Aids. The SUMC interpretive simulator includes five basic types of diagnostic routines which the user may take advantage of:

- SNAPSHOTS of selected target main memory locations
- TRACE of contents of key target registers
- DUMP of contents of scratch pad memory
- BLOCK DUMP of selected portion of target main memory
- FULL DUMP of target main memory

To provide the necessary user control over the simulator diagnostics when operating on the IBM 7094 host computer, a group of diagnostics data cards must be included as part of the simulator input. These data cards are read by the program during the execution of the initialization routine, INITLZ, and serve to activate or deactivate each of the above diagnostic aids. When any of the diagnostic routines is activated,

supporting numerical data must also be included in the input data to provide control information which triggers the diagnostic execution at the desired time.

The simulator includes separate subroutines which perform diagnostics checking and processing following each simulated instruction execution. These routines are called by the primary control loop, MAINLIN, to collect any data requested by the user at that particular point in the program just prior to the execution of the current target instruction. The following sections will give a detailed explanation of each of the five diagnostics functions which are performed by the simulator.

a. SNAP diagnostic. This diagnostic feature allows the user to obtain a printout of up to nine selected main memory locations at some predetermined point in the program. A CALL SNAPRD statement in the program initialization routine transfers simulator control to the subroutine, SNAPRD, which reads all SNAP information supplied by the user. A flow diagram of the SNAPRD subroutine is shown in Figure III-8. SNAPRD inputs data as follows:

(1) READ SNAP. A single logical variable, SNAP, is read first and, if its value is true, additional SNAP data is sought. If its value is false, the user desires no SNAP diagnostics for the program under test and SNAPRD relinquishes control back to INITLZ.

(2) READ FSNAP. This variable is given the value true if the user wishes to obtain a snapshot of specified main memory locations following each target instruction execution. Two additional data cards must be present when a full snap is specified--one card which specifies the number of MM locations to be snapped and the following lists the target memory addresses whose contents are to be printed. In addition, if a FULL SNAP has been requested, no other SNAP diagnostic may be present during the simulation. Therefore, control is transferred back to INITLZ after the FULL SNAP data has been read.

(3) READ TISNAP. If a FULL SNAP has not been requested, other SNAP diagnostics are checked, beginning with the TIME-INTERVAL SNAP.




FIGURE III-8. FLOW DIAGRAM OF SNAPRD ROUTINE

For proper execution of this diagnostic, if activated, the user must specify the number of memory locations to be snapped and their addresses as well as the starting time for the SNAP execution, the time interval between each SNAP, and the time at which the final SNAP is to occur. For simplicity, only one time-interval SNAP routine may be requested for a particular simulation.

(4) READ KSNAP. A single logical variable is read at this point to determine whether any keyed SNAP diagnostics are desired during program execution. If KSNAP=.FALSE., no keyed SNAP diagnostics are wanted and control is transferred back to INITLZ since only keyed SNAP data remains to be read by SNAPRD. If KSNAP=.TRUE., additional data cards must be read by SNAPRD which indicate the SNAP keys and corresponding memory locations to be printed.

(5) READ PCSNAP. This is the first of seven keyed SNAP diagnostics which must be activated or deactivated whenever the previously mentioned KSNAP variable indicates the presence of one or more keyed SNAP requests. Whenever PCSNAP=.TRUE., a program-counter-keyed SNAP is desired by the user and data is read specifying the program counter values which act as triggers along with the corresponding memory locations whose contents are to be snapped. PCSNAP=.FALSE. indicates the absence of any program-counter-keyed SNAP requests or data pertaining to such.

(6) READ OCSNAP. The OCSNAP logical variable indicates the presence or absence of an op-code-keyed SNAP request. If OCSNAP=.TRUE., an op-code-keyed SNAP diagnostic is wanted by the user and additional data is read specifying op code values which act as triggers and corresponding memory locations whose contents are to be snapped. OCSNAP=.FALSE. will of course require no additional data.

(7) READ TSNAP. This logical variable indicates the presence/absence of any time-keyed SNAP requests. If TSNAP=.TRUE., one or more time-keyed SNAP diagnostics are wanted and additional data is read specifying at which simulated execution times the SNAP data is to be collected and also the memory locations whose contents are to be snapped.

(8) READ MASNAP. The logical variable MASNAP indicates the presence/absence of any memory-address-keyed SNAP diagnostics. If MASNAP=.TRUE., memory-address-keyed SNAP diagnostics are wanted and appropriate data is read specifying the target memory locations to be snapped. MASNAP=.FALSE. requires no additional data.

(9) READ RASNAP. The presence or absence of register-address-keyed SNAP diagnostics is indicated by the RASNAP variable. If RASNAP=.TRUE., data must be included giving the target instruction register address keys which trigger the SNAP and the memory locations to be snapped. No additional data is required when RASNAP=.FALSE.

(10) READ MOSNAP. The logical variable MOSNAP indicates the presence/absence of memory-operand-keyed SNAP diagnostics. This diagnostic is identical to the memory-address-keyed SNAP with the exception that the contents of the specified memory address act to trigger the SNAP. Therefore, when MOSNAP=.TRUE., the octal contents of each memory address must also be included in the necessary data.

(11) READ ROSNAP. The presence/absence of register-operand-keyed SNAP diagnostics is indicated by the logical variable ROSNAP. This diagnostic is identical to the register-address-keyed SNAP with the exception that the contents of the specified register address must be included in the necessary data when ROSNAP=.TRUE. and act to trigger the SNAP.

When any of the SNAP diagnostics discussed above are activated, two additional data values must be specified. First, for each set of memory locations which are to have their contents printed at SNAP execution time, the number of memory locations specified to be SNAPPED must be given. Second, the number of SNAP keys of each type, i.e., program-counter-keys, op-code-keys, etc., must be specified whenever a keyed SNAP diagnostic is activated.

Appendix I contains a detailed layout of the data cards which make up the SNAP diagnostics data deck. This layout gives a brief explanation of each data card which may be present as well as indicating proper card

formats, proper card sequence, and data needed to activate any combination of the available SNAP diagnostics.

The SNAPEX subroutine is part of the primary simulator control loop, MAINLIN, and is called just prior to the execution of each target instruction. This routine is responsible for checking all SNAP diagnostic keys to determine whether a SNAP response is appropriate. If the user, by supplying the proper SNAP diagnostics data cards, has requested a SNAPSHOT of certain target main memory locations at this point in the program, this data is collected for printout by the SNAPEX routine before the pending target instruction is executed.

b. TRACE diagnostic. This diagnostic feature makes it possible for the user to obtain a printout of the contents of key target computer registers at a predetermined point in the program. The user specifies the TRACE diagnostic keys, which serve to trigger the TRACE printout at the proper time, through a set of TRACE data cards that are read by the TRACRD subroutine. The TRACRD routine is called during program initialization and a flow diagram of this routine is shown in Figure III-9. TRACRD inputs data as follows:

(1) READ TRACE. The first value which is read by the TRACRD routine is the logical variable TRACE, and if its value is logical .TRUE., additional TRACE data is sought. If TRACE=.FALSE., the user desires no TRACE diagnostics for the program and TRACRD relinquishes control to INTLZ.

(2) READ FTRACE. If the logical variable FTRACE=.TRUE., the user will obtain a trace of the contents of all key target computer registers following each target instruction execution. If this FULL TRACE is activated, no other TRACE diagnostics can be specified since their presence would simply yield redundant TRACE information. Only when FTRACE=.FALSE. does the routine search for other TRACE diagnostic data.

(3) READ TITRAC. A time-interval TRACE is requested through the logical variable TITRAC. This diagnostic yields a TRACE of the key target computer registers at a specified time interval beginning and




FIGURE III-9. FLOW DIAGRAM OF TRACRD ROUTINE

ending at those times specified by the user. If TITRAC=.TRUE., an additional data card must be present to supply TRACE start time, stop time, and time interval.

(4) READ KTRACE. A single logical variable is read at this point to determine whether any keyed TRACE diagnostics are desired during program execution. If KTRACE=.FALSE., no keyed TRACE diagnostics are wanted and control is transferred back to INITLZ since only keyed TRACE data remains to be read by TRACRD. If KTRACE=.TRUE., additional data cards, as discussed below, are read by TRACRD in order to input all TRACE keys.

(5) READ PCTRAC. This is the first of seven keyed TRACE diagnostics which must be activated or deactivated whenever the previously mentioned KTRACE variable indicates the presence of one or more keyed TRACE requests. Whenever PCTRAC=.TRUE., a program-counter-keyed TRACE is desired by the user and data is read specifying the program counter values which are to act as triggers along with the number of consecutive instructions which are to be traced. PCSNAP=.FALSE. indicates the absence of any program-counter-keyed TRACE requests or data pertaining to such.

(6) READ OCTRAC. The OCTRAC logical variable indicates the presence or absence of an op-code-keyed TRACE request. If OCTRAC=.TRUE., an op-code-keyed TRACE diagnostic is wanted by the user and additional data is read specifying op code values which act as triggers and the corresponding number of instructions to be traced. OCTRAC=.FALSE. of course requires no additional data.

(7) READ TTRACE. This logical variable indicates the presence/absence of any time-keyed TRACE requests. If TTRACE=.TRUE., one or more time-keyed TRACE diagnostics are wanted and additional data specifies at which simulated execution times the TRACE data is to be collected and also the number of instructions for which each TRACE is to be in effect.

(8) READ MATRAC. The logical variable MATRAC indicates the presence/absence of any memory-address-keyed TRACE diagnostics. If

MATRAC=.TRUE., memory-address-keyed TRACE diagnostics are wanted and appropriate data is read specifying the target instruction memory addresses which trigger the TRACE output and the number of instructions to be traced. MATRAC=.FALSE. requires no additional data.

(9) READ RATRAC. The presence or absence of register-address-keyed TRACE diagnostics is indicated by the RATRAC variable. If RATRAC=.TRUE., data must be included giving the target instruction register address keys which trigger the TRACE and the corresponding number of instructions to be traced. No additional data is required when RATRAC=.FALSE..

(10) READ MOTRAC. The logical variable MOTRAC indicates the presence/absence of memory-operand-keyed TRACE diagnostics. This diagnostic is identical to the memory-address-keyed TRACE with the exception that the contents of the specified target instruction memory address act to trigger the TRACE. Therefore, when MOTRAC=.TRUE., each TRACE key includes a target memory address, its corresponding contents, and the number of instructions to be traced.

(11) READ ROTRAC. The presence/absence of register-operand-keyed TRACE diagnostics is indicated by the logical variable ROTRAC. This diagnostic is identical to the register-address-keyed TRACE with the exception that the contents of the specified register address must be included in the necessary data when ROTRAC=.TRUE. and act to trigger the TRACE.

Appendix I contains a detailed layout of the data cards which make up the TRACE diagnostics data deck. This layout gives a brief explanation of each data card which may be present as well as indicating proper card formats, proper card sequence, and data needed to activate any combination of the available TRACE diagnostics.

The TRACEX subroutine is called by the simulator primary control loop, MAINLIN, just prior to the execution of each target instruction. This routine is responsible for checking TRACE diagnostics keys (if any) to determine whether a register TRACE is appropriate. If the user, by supplying the proper TRACE diagnostics data cards, has requested a TRACE

of the key target computer registers at this point in the program, this data is collected for subsequent printout by the TRACEX routine before the pending target instruction is processed.

c. SPM DUMP Diagnostic. This diagnostic feature enables the user to obtain a dump of the contents of SUMC scratch-pad-memory at a predetermined point in the program. The user must specify the SPM DUMP keys, which serve to trigger the dump at the proper time, through a set of SPM DUMP data cards that are read by the SPMDRD subroutine. The SPMRRD subroutine is called during program initialization and a flow diagram of this routine is shown in Figure III-10. SPMDRD inputs data as follows:

(1) READ SPMD. The first value which is read by the SPMDRD routine is the logical variable SPMD, and if its value is logical .TRUE., additional SPM DUMP data is sought. If SPMD=.FALSE., the user does not want a SPM DUMP at any point during the simulation and SPMDRD does not search for additional data but relinquishes control to INITLZ.

(2) READ PCSPMD. This is the first of seven keyed SPM DUMP diagnostics which must be activated or deactivated whenever the previously mentioned SPMD variable indicated the presence of one or more keyed SPM DUMP requests. Whenever PCSPMD=.TRUE., a program-counter-keyed SPM DUMP is desired by the user and two additional data cards must be read. The first card specifies the number of dump keys to be entered as input and the second gives the values of the program counter keys which act as triggers for SPM DUMP execution. PCSPMD=.FALSE. indicates the absence of any program-counter-keyed SPM DUMP requests or data pertaining to such.

(3) READ OCSPMD. The OCSPMD logical variable indicates the presence or absence of any op-code-keyed SPM DUMP requests. If OCSPMD=.TRUE., an op-code-keyed SPM DUMP diagnostic is wanted by the user and two additional data cards specify (a) number of op code keys to be entered as input and (b) values of the op code keys which act as SPM DUMP triggers. OCSPMD=.FALSE. of course requires no additional data.




FIGURE III-10. FLOW DIAGRAM OF SPMDRD ROUTINE

(4) READ MASPMD. The logical variable MASPMD indicates the presence/absence of any memory-address-keyed SPM DUMP diagnostics. If MASPMD=.TRUE., memory-address-keyed SPM DUMP diagnostics are wanted and two additional data cards specify (a) number of memory address keys to be entered and (b) instruction memory addresses which will act as keys to trigger a SPM DUMP. MASPMD=.FALSE. requires no additional data.

(5) READ RASPMD. The presence or absence of register-address-keyed SPM DUMP diagnostics is indicated by the RASPMD variable. If RASPMD=.TRUE., one or more register-address-keyed SPM DUMP requests are present and two additional data cards specify (a) number of register address keys to be entered and (b) instruction register addresses which will act as keys to trigger a SPM DUMP. RASPMD=.FALSE. requires no additional data cards.

(6) READ TSPMD. This logical variable declares the presence/absence of time-keyed SPM DUMP diagnostic requests. If TSPMD=.TRUE., time-keyed SPM DUMP diagnostics are wanted by the user and additional data includes (a) number of time keys to be entered and (b) simulated elapsed time at which each SPM DUMP is to be executed.

(7) READ MOSPMD. The logical variable MOSPMD indicates the presence/absence of any memory-operand-keyed SPM DUMP diagnostics. If MOSPMD=.TRUE., SPM DUMP diagnostics which are keyed by instruction memory operands are wanted by the user and two additional data cards supply (a) number of memory operand keys to be entered and (b) the instruction memory addresses and their corresponding contents which will act as keys to trigger the desired SPM DUMP executions.

(8) READ ROSPMD. The logical variable ROSPMD indicates the presence/absence of register-operand-keyed SPM DUMP diagnostics. If ROSPMD=.TRUE., SPM DUMP diagnostics are wanted which are keyed by instruction register operands and two additional data cards specify (a) number of register operand keys to be entered and (b) the instruction register addresses and their corresponding contents which will act as keys to trigger SPM DUMP diagnostics.

A detailed layout of the data cards which comprise the SPM DUMP diagnostics data deck is contained in Appendix I. This layout provides a brief description of each data card which may be present as well as indicating proper card formats, proper card sequence, and data needed to activate any combination of the available SPM DUMP diagnostics.

The SPMDEX subroutine is called by the simulator primary control loop, MAINLIN, just prior to the execution of each target instruction. This routine checks all SPM DUMP diagnostics keys to determine whether a dump of SPM registers is wanted by the user at this point in the program. Whenever a SPM DUMP is appropriate, the data is collected by SPMDEX before the pending target instruction is processed.

d. Block MM Dump Diagnostic. This simulator diagnostic allows the user to obtain a dump of a selected block of contiguous target computer main memory locations at some predetermined point in the program. The user must specify the program counter values which will act to trigger the block MM DUMP at the desired point in the program. All diagnostics data which is needed to control block MM DUMP operations is read by the MMDRD subroutine. This routine is called during program initialization and the flow diagram is shown in Figure III-11.

The first value which is read by the MMDRD routine is the logical variable BLMMD, and if the logical value is .TRUE., additional block MM DUMP data is sought. If BLMMD=.FALSE., the user desires no block MM DUMP diagnostics and further supporting data should not be present.

The supporting data which is required when BLMMD=.TRUE. consists of (a) a single data card which specifies the number of program counter DUMP keys to be entered and (b) a set of data cards (one for each program counter key), each of which contains the program counter value, the block MM DUMP start address, and the number of target main memory locations to be dumped.

Appendix I contains a detailed layout of the data cards which comprise the block MM DUMP diagnostics data deck. The layout provides a brief description of each data card which may be present as well as indicating proper card formats and card sequence.




FIGURE III-11. FLOW DIAGRAM OF MMDRD ROUTINE

The execution of a block MM DUMP during simulation of a target program is accomplished by the BLMDX subroutine. This routine is called by the simulator primary control loop, MAINLIN, just prior to the execution of each target instruction. BLMDX compares each of the program counter DUMP keys with the current simulated target program counter, and if a match is found, the appropriate data is collected for subsequent printout.

e. Full MM DUMP Diagnostic. The user may obtain a full DUMP of the contents of all target computer main memory locations at the termination of a target program simulation. A full MM DUMP is available only at program termination and is requested by the user through a single data card which is read by the previously mentioned MMDRD routine. As shown in Figure III-11, the MMDRD subroutine reads the logical variable FMMD before returning to INITLZ. If FMMD=.TRUE., a full target MM DUMP is performed at program termination. The value of the FMMD variable is supplied by the user as the last data card in the diagnostics data deck, as shown in the data card layouts of Appendix I.

f. Diagnostics Header Information. All of the diagnostic features which have been discussed supply the user with information concerning the contents of certain target computer (SPM or MM) registers at a particular point in the simulation of a target program. In order to identify the exact point during target program execution that a particular diagnostics output was obtained, a block of header information forms the preamble to all diagnostics printouts. The information supplied by each header block includes:

- type of diagnostic in effect
- number of instructions executed
- simulated elapsed time
- current instruction address
- current instruction contents
- instruction register operands
- instruction memory operands.

5. Program Termination. When a particular SUMC program simulation is terminated, it may be due to any one of a number of different possible causes. The cause of the program termination will have a direct bearing on simulator response and the data which is provided at the conclusion of a program. Whenever possible, the termination cause is identified and a table of program statistics is provided to the user. The following paragraphs will discuss the different simulation conditions which lead to program termination and simulator response for each condition.

a. Invalid Simulation Definition. This error condition results whenever data which is supplied by the user for simulation initialization and control is invalid. The user must supply three types of definition data:

- SUMC target computer architectural parameters
- SUMC register initialization data
- diagnostics data

In the first two cases, erroneous data will not prevent the simulator from beginning target program execution; however, it is not predictable at what point during the simulation this input error will be detected. When detected, it will be identified as a program interruption and the appropriate interrupt response will be taken. In the third case, the host computer input operations will be affected and termination action will depend only on host computer characteristics.

b. Error Interrupts. Two classes of interrupt conditions are considered to be error conditions and will lead to program termination. These are

- Program interruption and
- Machine-check interruption.

A complete discussion of the SUMC interrupt scheme which includes the above two conditions as well as three additional interrupt conditions is given in the next section, Simulator Interrupt Capability.

Whenever either of the error interrupt conditions occurs, appropriate interrupt servicing routines are called by the simulator and upon

their completion, the program is terminated. The information supplied to the user at termination includes an error flag identifying the cause and a table of simulation statistics. The error flag is set as follows:

<u>Error Flag</u>	<u>Meaning</u>
1	Operation exception interrupt
2	Privileged-operation exception interrupt
3	Execute exception interrupt
4	Addressing exception interrupt
5	Specification exception interrupt
6	Data exception interrupt
7	Fixed-point-overflow exception interrupt
8	Fixed-point-divide exception interrupt
9	Exponent-overflow exception interrupt
10	Exponent-underflow exception interrupt
11	Significance exception interrupt
12	Floating-point-divide exception interrupt
13	Machine-check interrupt
14	Memory boundary violation
15	Time overflow
16	Wait state

The simulation statistics include information concerning each of the ten classes of instructions previously discussed in Section III-B.3. For termination due to an error interrupt, the following information is made available:

- number of instructions of each class which were executed
- amount of time used in executing each class of instruction
- percentage of total simulated elapsed time used in executing each class of instruction
- total number of instructions executed
- total simulated elapsed time

c. Simulation Errors. In addition to detecting those error conditions which lead to a target computer interrupt response, the simulator checks two additional error conditions which also result in program termination. These are:

- target computer memory boundary violation
- simulated elapsed time overflow

A boundary violation will occur whenever instructions or data is addressed by the target program and this address exceeds the target computer core size. A time overflow occurs when the simulated elapsed time exceeds the maximum program execution time specified by the user prior to beginning the simulation. When either of these errors is detected during a simulation, the program is terminated immediately. A printout of the error flag value identifies the termination cause for the user and the normal statistics information is also printed following this type of program termination.

d. Wait State. If the SUMC simulator executes an instruction which places the target machine in the WAIT state, the simulation response will be identical to that obtained due to normal target program completion. The single exception is that an error flag is printed indicating the WAIT state.

e. Target Program Completion. A normal termination of the simulator program occurs when all target program instructions have been executed in an error-free fashion. Unless the user has requested specific diagnostics, the only information necessary at the time of a normal program completion will be the usual statistics table.

The present version of the SUMC simulator does not possess a restart capability although provisions have been made to add this feature at a later date. This feature will of course have its greatest impact on the program termination portions of the simulator. Future restart capabilities will be discussed in detail in a later section which deals with possible simulator enhancements.

6. SUMC Simulator Interrupt Capability. The SUMC computer which presently acts as the target machine for the current version of the simulator has an interrupt scheme modeled after that of the IBM 360 system. Under this setup, five classes of interrupt conditions are present, which are input/output, program, supervisor-call, external, and machine check interruptions.

An interruption consists of storing the current Program Status Word (PSW) as an old PSW and fetching a new PSW. Interruptions are taken only when the CPU is interruptible for the interruption source. The system mask can be used to mask I/O and external interruptions; the program mask can be used to mask three of the twelve program interruptions; and the machine-check mask can be used to mask machine-check interruptions.

The simulator checks for interruptions after one instruction interpretation is finished and before a new instruction interpretation is started. This check is performed within the primary control loop each time the simulator returns from an interpretive instruction execution. The action taken by the simulator upon the detection of an interrupt condition is as follows:

- When any type of interrupt is detected, the INTRPS subroutine is called for the purpose of maintaining the stack of pending interrupts. The current interrupt is added to the stack according to its predetermined servicing priority. The INTRPS subroutine is also responsible for maintaining the interrupt stack whenever it is modified due to a pending interrupt being "pulled" for servicing.
- The IMMPSW routine is called to convert the current PSW to an old PSW format and store this PSW in the appropriate main storage location.
- The ISPPSW routine is called to convert the new PSW in main storage into the current PSW format and store this PSW in simulated scratch pad memory.

- When an interruption is detected, the instruction which is currently being executed may or may not be completed depending on the type of interruption. Furthermore, interruptions caused by error conditions will result in a call of the ERINS subroutine which identifies the anomaly to the user and subsequently terminates the simulation program.
- If the interruption is not due to an error condition, an interrupt service routine, INTSER, is called which informs the user that the interrupt has occurred, before beginning the execution of the next instruction. The INTSER routine will eventually be expanded to perform all simulated interrupt servicing operations according to the interruption action of the simulation target computer. The present version of the SUMC simulation program simulates only interrupt detection and stack operations.

A summary of the target computer interruption conditions which must be checked by the simulator are given in Table III-6. This table lists, for each interruption source, the interruption code, system mask bits, interruption-length code, operation execution and simulation execution.

As discussed above, the present version of the interpretive simulator models the target SUMC interrupt detection and stacking operations but does not simulate the actual interrupt servicing operations. The interrupt servicing routines are highly dependent on the particular target computer being simulated and their implementation is planned for a later date, as outlined in the next section covering future simulator enhancements.

7. Simulator Utility Routines and Functions. There are a number of subroutines included in the simulation program which perform generic operations and which are used by different simulator modules. The following paragraphs give brief descriptions of these utility routines along with an explanation of their function.

Table III-6. SUMC Interruption Conditions

Source Identification	Interruption Code PSW Bits 16-31	Mask Bits	ILC Set	Operation Execution	Simulation Execution
INPUT/OUTPUT (OLD PSW 56, NEW PSW 120, PRIORITY 4)					
Channel 1	00000001 aaaaaaaaa	0	x	completed	continued
PROGRAM (OLD PSW 40, NEW PSW 104, PRIORITY 2)					
Operation	00000000 00000001		1,2,3	suppressed	terminated
Privileged Oper.	00000000 00000010		1,2	suppressed	terminated
Execute	00000000 00000011		2	suppressed	terminated
Addressing	00000000 00000101		0,1,2,3	suppressed	terminated
Specification	00000000 00000110		1,2	suppressed	terminated
Data	00000000 00000111		2	terminated	terminated
Fixed-point ovfl.	00000000 00001000	36	1,2	completed	terminated
Fixed-point div.	00000000 00001001		1,2	suppressed	terminated
Exponent ovfl.	00000000 00001100		1,2	completed	terminated
Exponent unfl.	00000000 00001101	38	1,2	completed	terminated
Significance	00000000 00001110	39	1,2	completed	terminated
Floating-point div.	00000000 00001111		1,2	suppressed	terminated
SUPERVISOR-CALL (OLD PSW 32, NEW PSW 96, PRIORITY 2)					
Instruction bits	00000000 rrrrrrrr		1	completed	continued
EXTERNAL (OLD PSW 24, NEW PSW 88, PRIORITY 3)					
Interrupt key	00000000 nlnnnnnn	7	x	completed	terminated
MACHINE CHECK (OLD PSW 48, NEW PSW 112, PRIORITY 1)					
Machine malfunction	cccccccc cccccccc	13	x	terminated	terminated

NOTES:

- a = device address bits
- r = bits of R_1 , R_2 field of SVC instruction
- n = other external-interruption conditions
- c = target computer-dependent bits
- x = unpredictable

IAND(I,J) is a function subprogram which logically AND's the contents of the two locations specified by the arguments of the function and returns this result to the calling subprogram.

IOR(I,J) is a function subprogram which logically OR's the contents of the two locations specified by the arguments of the function and returns the result to the calling subprogram.

IER(I,J) is a function subprogram which performs the logical EXCLUSIVE OR of the contents of the locations specified by the arguments of the function and returns this result to the calling subprogram.

INTNOT(K) is a function subprogram which complements the contents of the location specified by the argument and returns this result to the calling subprogram.

ITWTSM(I) is a function subprogram which converts the two's-complement value of the argument to signed-magnitude representation and returns this result to the calling subprogram.

ISMTWO(I) is a function subprogram which converts the signed-magnitude value of the argument to two's-complement representation and returns this result to the calling subprogram.

ILOAD(SOURCE,SB,NB) is a function subprogram which will move a field of data from the source word and will right-justify it as the output argument. The remaining part of the output argument word will be filled with zeros.

ISTORE(SRC1,SRC2,SB,NB) is a function subprogram which will move a right-justified field of data of NB bits in length from SRC1 and will scale to position SB. This field will then replace the same scaled field portion of word SRC2. The word then formed becomes the output argument and is returned to the calling subprogram.

JEXBIN(IBUF,IST,ILNG) is a function subprogram which converts a hexadecimal character string to a binary representation. The conversion result is the binary equivalent of the ILNG hexadecimal characters beginning with character IST of the string IBUF.

I2T1(I) and I1T2(I) are one's-complement : two's-complement conversion routines which will be implemented for later versions of the simulator. Present operation on the IBM 7094 host system, a signed-magnitude arithmetic machine, does not require the use of these routines.

ICOMP1(SOURCE,SB,NB) is a function subprogram which will complement a field of data in the source word. The NB bits beginning at bit position SB of the source word are one's-complemented in the output argument.

C. Recommended Expansion and Enhancements

1. Input/Output Simulation. The present version of the SUMC interpretive simulator does not perform simulated I/O operations. The I/O processing characteristics of the SUMC target computer will vary greatly from one target machine to the next and, for this reason, an I/O simulation program package would not be appropriate for the basic SUMC simulation program. What would be appropriate, however, is a general purpose I/O interface routine which would form part of the basic simulator. This interface routine would coordinate I/O simulation operations between the basic simulator program and various peripheral device simulation subroutines which would be needed for a particular application.

Figure III-12 contains a diagram which indicates the communication paths which would be necessary for an I/O simulation scheme as discussed above. Under this setup, the SUMC simulator would maintain status information in the COMMON scratch pad memory array and also place and retrieve data in the product-remainder register (PRR) location. The peripheral device simulation routines would handle all I/O data transfers through the PRR while under control of the SPM status registers.

I/O simulation procedures will depend heavily on the particular application; however, an I/O interface routine for the SUMC simulator will perform at least the following functions:

- Set/Reset appropriate status registers




FIGURE III-12. SIMULATOR -- PERIPHERAL DEVICE SIMULATION COMMUNICATION

- Place/Retrieve data in the PRR
- Issue CALL's to specified peripheral device simulation routines.

Peripheral device simulated elapsed time will be maintained by each device simulation routine and I/O task completion must signal a RETURN to the primary control loop of the SUMC simulator. All I/O processing routines are of course triggered by I/O interruptions of the target computer CPU.

2. Simulator Execution Efficiency. The SUMC instruction simulator has been designed with generality in mind as a key simulation objective. It is meant to be a basic, general-purpose simulator in two respects:

- The simulator must have the capability to model a family of SUMC target machines, i.e., this computer family is expected to consist of machines with architectures and design parameters which may vary with the envisioned application.
- The simulator must be easily transferrable between different host computers, i.e., the SUMC simulator development is being done using an IBM 7094 host system with plans for production runs on a Univac 1108 system. (In addition, it is expected that the simulator should be easily modified to eventually operate on several other large-scale commercial host systems.)

The desired generality of simulator design cannot be realized without paying the penalty of decreased execution efficiency. This inherent design tradeoff on generality and efficiency can only be resolved through carefully defined simulation objectives and continuing studies of the basic simulator's execution efficiency. These studies are planned following the initial simulator implementation and programming changes will be made accordingly.

If the price to achieve a general-purpose simulator has been too great, there are several areas which may be investigated for

enhancement of simulator execution efficiency. These are:

- Rewriting any existing program code which has not already been written in the most efficient form.
- Converting basic subroutines from the standard FORTRAN IV source language to a more efficient machine language code whenever this will enhance execution speed.
- Employing host machine hardware to the maximum possible extent.
- Sacrificing any target computer generalities which are not explicitly desired.
- Employing the capabilities of the simulator supervisory I/O routines in lieu of the present FORTRAN I/O operations.

3. Target Instruction Set. The instruction set which has been implemented for the current SUMC target computer parallels that of the IBM 360 system. The present version of the SUMC simulator executes a selected subset of this set of machine instructions. If desired, the SUMC simulator could be expanded to execute the complete instruction set used by the IBM 360 system. This would basically require the addition of floating-point, I/O, and decimal arithmetic instructions to the present simulator. Table III-7 shows a complete list of all IBM 360 instructions and those which have been included in the present version of the simulator are marked.

One of the key enhancements presently planned for the interpretive simulator is the addition of a complete set of floating-point instructions and decimal arithmetic instructions. It is of course the ultimate aim of the interpretive simulator to be capable of processing the complete instruction set of the SUMC computer which at a particular time is serving as the simulation target computer.

4. Interrupt Servicing Simulation. As discussed previously in this report, the SUMC simulator has the present capability to model the target computer interrupt detection and stacking operations. The simulation of actual interruption servicing operations has not been a part

Table III-7. Instruction Implementation Status

Code	Mnemonic	Status	Code	Mnemonic	Status	Code	Mnemonic	Status
04	SPM	X	40	STH	X	80	SSM	X
05	BALR	X	41	LA	X	82	LPSW	X
06	BCTR	X	42	STC	X	83		
07	BCR	X	43	IC	X	84	WRD	
08	SSK		44	EX		85	RDD	
09	ISK		45	BAL	X	86	BXH	X
0A	SVC	X	46	BCT	X	87	BXLE	X
10	LPR	X	47	BC	X	88	SRL	X
11	LNDR	X	48	LH	X	89	SLL	X
12	LTR	X	49	CH	X	8A	SRA	X
13	LCR	X	4A	AH	X	8B	SIA	X
14	NR	X	4B	SH	X	8C	SRDL	X
15	CLR	X	4C	MH	X	8D	SLDL	X
16	OR	X	4E	CVD		8E	SRDA	X
17	XR	X	4F	CVB		8F	SIDA	X
18	LR	X	50	ST	X	90	STM	X
19	CR	X	54	N	X	91	TM	X
1A	AR	X	55	CL	X	92	MVI	X
1B	SR	X	56	O	X	93	TS	X
1C	MR	X	57	X	X	94	NI	X
1D	DR	X	58	L	X	95	CLI	X
1E	ALR	X	59	C	X	96	OI	X
1F	SLR	X	5A	A	X	97	XI	X
20	LPDR		5B	S	X	98	LM	X
21	LNDR		5C	M	X	9C	SIO	
22	LTDR		5D	D	X	9D	TIO	
23	LCDR		5E	AL	X	9E	HIO	
24	HDR		5F	SL	X	9F	TCH	
28	LDR		60	STD		D1	MVN	
29	CDR		68	LD		D2	MVC	X
2A	ADR		69	CD		D3	MVZ	
2B	SDR		6A	AD		D4	NO	
2C	MDR		6B	SD		D5	CLC	
2D	DDR		6C	MD		D6	OC	
2E	AWR		6D	DD		D7	XC	
2F	SWR		6E	AW		DC	TR	
30	LPER		6F	SW		DD	TRT	
31	LNER		70	STE		DE	ED	
32	LTER		78	LE		DF	EDMK	
33	LCER		79	CE		F1	MVO	
34	HER		7A	AE		F2	PACK	
38	LER		7B	SE		F3	UNPK	
39	CER		7C	ME		F8	ZAP	
3A	AER		7D	DE		F9	CP	
3B	SER		7E	AU		FA	AP	
3C	MER		7F	SU		FB	SP	
3D	DER					FC	MP	
3E	AUR					FD	DP	
3F	SUR							

X = Have been implemented for SUMC simulator.

of the present project. For simulator completeness, however, the simulation of the total interrupt response operations performed by the target computer is an essential part of future simulator enhancement studies.

The present SUMC target computer recognizes 16 different interruption conditions and future enhancement plans therefore include the implementation of at least this set of interrupt service routines. These interruptions are listed below.

- Program Interruptions
 - operation exception
 - privileged-operation exception
 - execute exception
 - addressing exception
 - specification exception
 - data exception
 - fixed-point overflow exception
 - fixed-point divide exception
 - exponent overflow exception
 - exponent underflow exception
 - significance exception
 - floating-point divide exception
- Supervisor-Call (SVC) Interruption
- Input/Output Interruptions
 - single I/O channel
- External Interruptions
 - interrupt key signals
- Machine-Check Interruption.

SECTION IV. SUMMARY

The SUMC simulator has been designed to interpretively execute the instruction set of a SUMC target computer. Flexibility has been designed into the simulator so that a SUMC family of target computers may be simulated. This done by introducing simulation parameters which define the key architectural features of the target computer under consideration. The simulator is given added relevance to many users through a design objective requiring host machine independence for the simulator to the fullest possible extent. This goal is accomplished by isolating all host machine dependent functions performed by the simulator to a minimum number of distinct program modules.

After a brief description of the SUMC architecture and instruction set, a complete description of the SUMC interpretive simulator is given in Section III. In this section, following a discussion of simulator design principles, the different functional program modules making up the simulator are discussed separately. The simulator modules have been grouped under the following headings:

- primary control loop
- initialization
- instruction parse and execute
- diagnostics
- program termination
- program interruptions
- utility routines and functions

To supplement the simulator description given in Section III, the appendices found at the end of this report include:

- User's Manual - to provide information for efficient use of the simulator covering deck setup, required data inputs, and data card formats;
- Module Descriptions - to provide brief descriptions of all functional modules which comprise the complete simulator;

- SUMC Instructions - to provide brief descriptions of the Breadboard System instructions which have been implemented in the interpretive simulator.
- Simulator Source Program Listing - to provide a complete record of the SUMC simulator as it presently exists.
- Sample Output Listing - to provide an example of the type of simulation output obtained when simulating a typical SUMC target program.

Recommended expansion and enhancements for the simulator are also pointed out in Section III. The following categories are covered:

- Input/Output
- Execution efficiency
- Target instruction set
- Interrupt servicing

V. BIBLIOGRAPHY

1. Space Ultrareliable Modular Computer (SUMC) Breadboard System Operations Guide, Tech. Rpt., NASA-MSFC, Computers Div., Astrionics Lab.
2. MSFC Advanced Aerospace Computer, E. Eastin et al, Contractor Rpt. SP-232-0384 prepared for MSFC by Sperry Rand Corp. under NASA Contract NAS8-20055, Huntsville, Ala., July 6, 1970.
3. Microelectronics Research for Shuttle and Space Station, NASA TM X-64504, Research Achievements Review, Volume III, Rpt. No. 11, George C. Marshall Space Flight Center, 1970.
4. Space Ultrareliable Modular Computer (SUMC) Central Processing Unit, Tech. Rpt., NASA-MSFC, Computers Div., Astrionics Lab.
5. Techniques in the Generation of Support Software for the SUMC Functional Requirements, Tech. Rpt., MDAC Contract No. NAS8-27202, August 19, 1971.
6. Techniques in the Generation of Support Software for the SUMC - Preliminary Design Specification, Tech. Rpt., MDAC Contract No. NAS8-27202, August 19, 1971.
7. Program Description - Generalized Aerospace Computer Simulator, Tech. Rpt. No. CS-6921-R0128, Logicon, August 1969.
8. Shuttle Computation System, E. Eastin, Contractor Rpt. SP-233-0252 prepared for MSFC by Sperry Rand Corp. under NASA Contract No. NAS8-20055, Huntsville, Ala., June 8, 1970.
9. Proposed Instruction Set for SUMC System, E. Thompson et al, Contractor Rpt. SP-232-0405-1 prepared for MSFC by Sperry Rand Corp. under NASA Contract NAS8-20055, Huntsville, Ala., September 4, 1970.
10. LICOS - An Interpretive Simulation of the Librascope Computer Model-1 and Model-3, M. McLennan, Contract Rpt. prepared under NASA Contract NAS3-3232, December 20, 1963.
11. Simulation of the SEL-810A Computer on Maniac II (SELMA), N. Metropolis et al, Report prepared by Los Alamos Scientific Laboratory of the University of California, Los Alamos, New Mexico, November 1966.
12. A Burroughs 220 Emulator for the IBM 360/25, T. A. Schoen and M. R. Belsole, Jr., IEEE Transactions on Computers, July 1971.

13. Microprogramming: Principles and Practices, S. S. Husson, Prentice-Hall, Englewood Cliffs, N.J., 1970.
14. IBM Systems Reference Library, IBM 7090/7094 Support Package for IBM System/360, C28-6501-2, IBM Programming & Publications, New York, N.Y., 1964.
15. FORTRAN IV Computing and Applications, R. L. Nolan, Addison-Wesley Publishing Co., Inc., 1971.
16. Programming the IBM 7090, J. A. Saxon, Prentice-Hall, Inc., Englewood Cliffs, N.J., 1963.
17. Computer Software, I. Flores, Prentice-Hall, Inc., Englewood Cliffs, N.J., 1965.
18. Investigation and Simulation of a Self-Repairing Digital Computer, I. Terris, University Microfilms, Inc., Ann Arbor, Mich., 1965.
19. IBM Systems Journal, Volume Eight, Number Four, 1969, pp. 251-350.
20. The Use of Simulation in the Design of a Real-Time, Multiprocessing Computer System, C. E. Price, Fourth Annual Simulation Symposium Record of Proceedings, Gordon and Breach Science Publishers, New York, N.Y., 1971.
21. The PMS and ISP Descriptive Systems for Computer Structures, C. G. Bell and A. Newell, Proc. AFIPS Spring Joint Computer Conf., 1970, pp. 351-374.
22. Evaluation of Aerospace Computer Architecture, M. D. Anderson and V. J. Marek, Contractor Rpt. prepared under NASA Contract NAS12-589.
23. Modular Design of Computers Through the Use of Multi-Level Simulation, K. A. Duke et al, Rpt. RC2872 (#13504), IBM Thomas J. Watson Research Center, Yorktown Heights, N.Y., May 8, 1970.
24. Evaluation of Hardware-Firmware-Software Trade-offs with Mathematical Modeling, H. Barsamian and A. De Cegama, Proc. AFIPS Spring Joint Computer Conf., 1971, pp. 151-162.
25. Extended FORTRAN IV Reference Manual for XDS Sigma 5/7 Computers, Xerox Data Systems, El Segundo, Calif., April 1970.
26. IBM System/360 and System/370 FORTRAN IV Language, GC28-6515-8, IBM Corp., Programming Publications, New York, N.Y., January 1971.
27. Univac 1108 Multi-Processor System FORTRAN V, UP-4060, Rev. 1, Sperry Rand Corp., 1969.

28. IBM 7090/7094 IBSYS Operating System: Version 13 FORTRAN IV Language, GC28-6390-4, IBM Corp., Programming Publications, New York, N.Y., November 1968.

APPENDIX I. USER MANUAL

The intention of this section is to provide a brief but exact summary of the operational characteristics of the SUMC interpretive simulator program. Proper deck setup is illustrated for execution on the IBM 7094 host computer and detailed descriptions of all required or optional data cards is also given.

A. Deck Setup

Figure A1-1 shows the basic components which make up the complete simulator source deck. The simulator is presently a self-contained set of program modules designed to operate in the batch programming mode. The following component decks are therefore required for execution of a SUMC program using the interpretive simulator.

1. Host Control Cards. This is a standard deck of control cards used by the host computer for processing a particular simulation job. The makeup of this set of cards is entirely dependent on the particular computer installation which is used as the host system.
2. Simulator Modules. This set of program modules comprises the basic SUMC interpretive simulator. The simulator has been modularized in this fashion for ease of implementation, convenience of program changes, and also to isolate host computer programming dependencies. A brief description of each program module included in the basic simulator is given in Appendix II.
3. \$DATA Card. This card is required under the IBM 7094 host system in order to signal the presence of user-supplied input data cards.
4. Diagnostics Data. This set of data cards provides the diagnostics keys and accompanying information needed to activate and execute any SNAP, TRACE, SPM DUMP, or MM DUMP diagnostics wanted by the user. A detailed explanation of the contents of this data deck is given later in this section.




FIGURE A1-1. SUMC INTERPRETIVE SIMULATOR SOURCE DECK SETUP.

5. Target Parameters. The architectural features of the SUMC target computer which may be varied for a particular application are supplied with values appearing in this data deck. A detailed explanation of the data cards needed to assign values to the different parameters is given later in this section.

6. Target Memory Map. The target program which is to be interpretively executed by the SUMC simulator is described through data contained in the target memory map deck. Each card included in this deck contains a SUMC main memory address and the hexadecimal value which is to be loaded into the location. A detailed layout of this card deck will be given later in this section.

B. Diagnostics Data Deck Setup

The following five pages present a detailed layout of the data cards which may be included in the user's diagnostics deck. The exact sequence required for input of this data as well as the necessary formats are given. The diagnostics data is divided into four classifications:

- SNAP diagnostics data (Figure A1-2)
- TRACE diagnostics data (Figure A1-3)
- SPM DUMP diagnostics data (Figure A1-4)
- MM DUMP diagnostic data (Figure A1-4)

The five data cards which must always be included as part of this data deck are marked with an asterisk.

C. Target Computer Definition Data

The target computer architectural parameters which may be specified by the user are given specific values in this set of data cards. The present version of the SUMC simulator allows user specification of eleven simulation variables and the eight data cards which input these variables are described in Figure A1-5. All eight data cards must be present for proper program execution.

L5	SNAP = T ⇒ SNAP DIAGNOSTICS; F ⇒ NO SNAP DIAGNOSTICS			*
L5	FSNAP = T ⇒ FULL SNAP WANTED; F ⇒ NO FULL SNAP			
15	#MEMORY LOCATIONS SNAPPED FOR FULL SNAP			
16	16	*** TARGET MEMORY LOCATIONS (UP TO NINE) FOR FULL SNAP		
L5	TISNAP = T ⇒ TIME INTERVAL SNAP WANTED; F ⇒ NO TIME INTERVAL SNAP			
15	# MEMORY LOCATIONS SNAPPED FOR TIME INTERVAL SNAP			
SNAP TIME INTERVAL (F 12.3)		START TIME (F12.3)	SNAP STOP TIME (F12.3) (MSEC)	
16	16	*** TARGET MEM. LOC.'S (UP TO NINE) FOR TIME INTERVAL SNAP		
L5	KSNAP = T ⇒ KEYED SNAP DIAGNOSTICS WANTED; F ⇒ NO KEYED SNAP DIAGNOSTICS			
L5	PCSNAP = T ⇒ PROG.-CNTR.-KEYED SNAP WANTED; F ⇒ NO PROG.-CNTR.-KEYED SNAP			
15	# PROG.-CNTR. SNAP KEYS (UP TO NINE)			
16	14	PROG-CNTR SNAP KEY (1); # LOCATIONS TO BE SNAPPED (UP TO NINE)		
16	16	*** TARGET MEM LOC'S FOR PROG-CNTR SNAP KEY (1)		
::				
16	14	PROG-CNTR SNAP KEY (N); # LOCATIONS TO BE SNAPPED (UP TO NINE)		
16	16	*** TARGET MEM LOC'S FOR PROG-CNTR SNAP KEY (N)		
L5	OCSNAP = T ⇒ OP-CODE-KEYED SNAP WANTED; F ⇒ NO OP-CODE-KEYED SNAP			
15	# OP CODE SNAP KEYS (UP TO NINE)			
14	14	OP-CODE SNAP KEY(1); # LOCATIONS TO BE SNAPPED (UP TO NINE)		
16	16	*** TARGET MEM LOC'S FOR OP-CODE SNAP KEY (1)		
::				
14	14	OP-CODE SNAP KEY (N); # LOCATIONS TO BE SNAPPED (UP TO NINE)		
16	16	*** TARGET MEM LOC'S FOR OP-CODE SNAP KEY (N)		
L5	TSNAP = T ⇒ TIME-KEYED SNAP WANTED; F ⇒ NO TIME-KEYED SNAP			
15	# TIME SNAP KEYS (UP TO NINE)			
TIME SNAP KEY, MSEC (F12.3)		14	TIME KEY (1); # LOC'S TO BE SNAPPED (UP TO NINE)	
16	16	*** TARGET MEM LOC'S FOR TIME SNAP KEY (1)		
::				
TIME SNAP KEY, MSEC (F12.3)		14	TIME KEY (N); # LOC'S TO BE SNAPPED (UP TO NINE)	
16	16	*** TARGET MEM LOC'S FOR TIME SNAP KEY (N)		

LAST SNAP DATA
CARD IF SNAP = F

ONLY WHEN FSNAP = T
LAST SNAP DATA
CARD IF FSNAP = T

ONLY WHEN TISNAP = T

LAST SNAP DATA
CARD IF KSNAP = F

ONLY WHEN PCSNAP = T

ONLY WHEN OCSNAP = T

ONLY WHEN TSNAP = T




FIGURE A1-2. (CON'T)

LAST TRACE DATA CARD OF TRACE = F	L5	TRACE = T ⇒ TRACE DIAGNOSTICS; F ⇒ NO TRACE DIAGNOSTICS	*
LAST TRACE DATA CARD IF FTRACE = T	L5	FTRACE = T ⇒ FL FULL TRACE WANTED; F ⇒ NO FULL TRACE	
ONLY WHEN TITRACE = T	L5	TITRAC = T ⇒ TIME-INTERVAL TRACE WANTED; F ⇒ NO TIME-INTERVAL TRACE	
LAST TRACE DATA CARD IF KTRACE = F	L5	TRACE TIME INTV, msec (F12.3)	TRACE START TIME, msec (F12.3)
ONLY WHEN TITRACE = T	L5	KTRACE = T ⇒ KEYED TRACE DIAGNOSTICS WANTED; F ⇒ NO KEYED TRACE DIAGNOSTICS	
LAST TRACE DATA CARD IF KTRACE = F	L5	PCTRAC = T ⇒ PROG-CNTR-KEYED TRACE WANTED; F ⇒ NO PROG-CNTR-KEYED TRACE	
ONLY WHEN PCTRAC = T	L5	# PROG-CNTR TRACE KEYS (UP TO NINE)	
	L6	14	PROG CNTR TRACE KEY (1); # CONSEC INSTR'S TRACED
	L6	14	PROG CNTR TRACE KEY (N); # CONSEL INSTR'S TRACED
	L5	OCTRAC = T ⇒ OP-CODE-KEYED TRACE WANTED; F ⇒ NO OP-CODE-KEYED TRACE	
	L5	# OP-CODE TRACE KEYS (UP TO NINE)	
	L4	14	OP CODE TRACE KEY (1); # CONSEL INSTR'S TRACED
ONLY WHEN OCTRAC = T	L4	14	OP CODE TRACE KEY (N); # CONSEL INSTR'S TRACED
	L5	TTRACE = T ⇒ TIME-KEYED TRACE WANTED; F ⇒ NO TIME KEYED TRACE	
	L5	# TIME TRACE KEYS (UP TO NINE)	
	L4	14	TIME TRACE KEY (1); # CONSEL INSTR'S TRACED
ONLY WHEN TTRACE = T	L4	14	TIME TRACE KEY (N); # CONSEL INSTR'S TRACED
	L5	MATRAC = T ⇒ MEM-ADDR-KEYED TRACE WANTED; F ⇒ NO MEM-ADDR-KEYED TRACE	
	L5	# MEM ADDR TRACE KEYS (UP TO NINE)	
	L6	14	MEM ADDR TRACE KEY (1); # CONSEC INSTR'S TRACED
ONLY WHEN MATRAC = T	L6	14	MEM ADDR TRACE KEY (N); # CONSEC INSTR'S TRACED
	L5	RATRAC = T ⇒ REG-ADDR-KEYED TRACE WANTED; F ⇒ NO REG-ADDR-KEYED TRACE	
	L5	# REG ADDR TRACE KEYS (UP TO NINE)	
ONLY WHEN RATRAC = T	L4	14	REG ADDR TRACE KEY (1); # CONSEC INSTR'S TRACED




FIGURE A1-3. (CON'T)




FIGURE A1-4. LAYOUT OF SPM DUMP AND MM DUMP DATA DECKS.

13	13	HOST COMPUTER WORD LENGTH; TARGET COMPUTER WORD LENGTH	
14	110	SPM SIZE; MAIN MEMORY SIZE	
	110	110	LOW MM ADDRESS; HIGH MM ADDRESS
	110	TARGET PROGRAM FIRST INSTRUCTION ADDRESS	
14	OFFSET OF FIRST SPM GENERAL REGISTER		
14	OFFSET OF FIRST SPM FLOATING-POINT REGISTER		
14	OFFSET OF FIRST SPM TEMPORARY REGISTER		
14	MAXIMUM TARGET PROGRAM EXECUTION TIME (MIN)		
BEGIN TARGET COMPUTER MEMORY MAP DATA			

FIGURE A1-5. TARGET COMPUTER DEFINITION DATA

D. Target Computer Memory Map

The target program is defined for the simulator by specifying the memory map for the SUMC target computer. This is presently done by means of the memory map card deck which supplies memory data to the simulator on a single location per card basis. Each card contained in the memory map deck includes:

- SUMC MM address in hexadecimal
- contents of the specified MM address in hexadecimal
- number of halfwords being specified (1 or 2)

Figure A1-6 illustrates the card layouts to be used for the memory map deck. Note that the first data card must specify an offset which can be used to relocate the target memory map with respect to location zero of simulated SUMC main memory. If the offset is zero, the MM address specified in the data represent absolute addresses.




FIGURE A1-6. TARGET COMPUTER MEMORY MAP DATA

APPENDIX II. MODULE DESCRIPTIONS

This appendix provides a brief description of all program modules making up the complete SUMC interpretive simulator program. The material is organized so that each program module is described on a single page, and the information provided with each module description includes:

- procedure or module identifier
- purpose of the module
- programming approach
- external procedures referenced by the module
- external data referenced by the module

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 001

Purpose: Mainline program for interpretive simulator.

Approach: Program is a series of subroutine calls and error checks. Snap, Dump, Trace requests are checked and executed after initialization is completed. Interrupt detection logic follows. After interrupts are serviced the computer instruction is interpretively executed. This procedure is repeated until an end of program test is successful.

External Procedure Referenced: Subroutines: COR 008 (INITLZ), TRACSR (TRACEX), SNAPSR (SNAPEX), SPMDSR (SPMDEX), BMMDSR (BLMDEX), COR 003 (FECHM), COR 005 (OPDEF), COR 014 (TIMER), COR 015 (INTRPS), COR 013 (TERMIN)

External Data Referenced: Block data subprogram, input parameters.

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 002

Purpose: Block data subprogram provides initialization of parameters.

Approach:

External Procedure Referenced:

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 003 (FECHM)

Purpose: Extract current Op Code from instruction. Select Op Code dependent parameters for parse, execution time, and statistics dump. Parse instruction, perform error checking on results of parse.

Approach: Using the Op Code extracted from the instruction as a pointer, tabular values of the number of halfwords, segments/halfword, and bits/segment are accessed. These data are utilized to extract each instruction segment and store it in the segment table for use by other subprograms.

External Procedure Referenced: BRCHK, FLD, ERINS, HALTE

External Data Referenced: COMMON

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 004 (STATDP)

Purpose: Publish run data summary.

Approach: This subroutine accumulates and updates simulation statistics throughout program execution and prints final results at program termination. Statistics are kept concerning number of instructions processed, type of instructions processed, and times for each.

External Procedure Referenced:

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 005 (OPDEF)

Purpose: To take Op Code and parse data from COR 003 and interpretively execute the Op Code by means of a sequence of simulation instructions.

Approach: In the execution sequence, error checks are routinely done simulating the error checking facilities of the SUMC. A computed GO TO sends program control to the proper instruction simulation routine according to the value of the current instruction Op Code.

External Procedure Referenced: BRCHK, INTRPS, IOR, HALTE, FECHFW, IPPSW, FLD, JEKCC, ININOT, IER, STORCH, ERINS, LAND, OVERFL

External Data Referenced: COMMON

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 006 (BRCHK)

Purpose: To perform a validity check upon the main storage address (MSA) furnished in COMMON variable IDATAS.

Approach: CALL BRCHK(J) where J is the integer variable set to 1 if the MSA is valid and 2 if the MSA is invalid. The main storage address must be stored in IDATAS prior to the subroutine call.

External Procedure Referenced: INTRPS

External Data Referenced: COMMON

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 007 (STORFW)

Purpose: To store in main storage the full word, halfword, or character in the address provided in the call sequence.

Approach: CALL STORFW (Address, & default SNO)
CALL STORHW (Address, & default SNO)
CALL STORCH (Address, & default SNO)

The full word, halfword or character must be previously entered in IDATAS (right justified).

External Procedure Referenced: FLD, IAND

External Data Referenced: COMMON

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 008 (INTTLZ)

Purpose: Perform the required parameter initialization for the simulator. Input the required data.

Approach: For simulation data which must be supplied by the user, FORTRAN READ statements are employed. BLOCK DATA statements provide values for internal simulation variables. Certain parameters are defined through EQUIVALENCE statements.

External Procedure Referenced:

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 009 (ERINS)

Purpose: Output error messages for hardware failures. Cause interruption to occur in a manner similar to SUMC hardware exceptions.

Approach: IERFLG must be set to the code that indicates the error mode.

External Procedure Referenced: INTRPS

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 010 (HALTE)

Purpose: To output the HALT message indicating program termination due to failure.

Approach:

External Procedure Referenced:

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 011 (FECHFW)

Purpose: To fetch a datum from main storage.

Approach: CALL FECHFW (Address, & default SNO) full word
CALL FECHHW (Address, & default SNO) halfword
CALL FECHAR (Address, & default SNO) character

Datum is returned in IDATAS (right justified). Full word, halfword, character. Validity check is done on the MSA.

External Procedure Referenced: BRCHK, FLD, IAND

External Data Referenced: COMMON

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 012 (JEKCC)

Purpose: To test the status of the condition codes.

Approach: FUNCTION JEKCC (MASK = ICODE). If any bit in the mask matches the condition code, JEKCC = 2. If no bits match, JEKCC = 1.

External Procedure Referenced: IAND

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 013 (TERMIN)

Purpose: To output message indicating successful conclusion of simulation and to institute restart subprogram if required.

Approach: A printout is initiated which identifies the termination cause and the STATDP routine is CALLED in order to print appropriate end-of-run statistics.

External Procedure Referenced: STATDP, RSTART

External Data Referenced: COMMON

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 014 (TIMER)

Purpose: To maintain simulated elapsed execution time. If expected elapsed time is exceeded, simulation is terminated.

Approach: Elapsed time is incremented using parameters fetched using op code as a printer. Operations counter is incremented. Elapsed time is compared with Time Limit. If time limit is exceeded, simulation is terminated.

External Procedure Referenced: TERMIN

External Data Referenced: COMMON

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 015 (INTRPS)

Purpose: To simulate SUMC interrupt capability.

Approach: Tables of current pending interrupts are maintained and searched upon request. An active enabled interrupt causes the appropriate service subprogram to be called. The service subprograms are not part of this contract.

CALL PUSH (priority level, interruption code, channel status, default SNO)

CALL PULL (priority level, J, interruption code, channel status word)

J = 1 No active interrupt at this level.

J = 2 Active interrupt.

External Procedure Referenced: IMMPSW, TERMIN, HALTE, ISPPSW, IAND, ERINS

External Data Referenced: COMMON

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 016 (RSTART)

Purpose: To provide facility for the restart procedures that may be added at a later date.

Approach:

External Procedure Referenced:

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 017 IAND (I,J)
COR 018 IOR (I,J)
COR 019 IER (I,J)

Purpose: To provide the logical operations of And, Or, and Exclusive OR on computer words.

Approach: The functions are implemented in a completely host-machine-independent manner.

External Procedure Referenced: AND, OR

External Data Referenced: NONE

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 020 (FUNCTION IMMPSW(K))

Purpose: Converts current PSW's to old PSW formats and stores in appropriate main storage locations.

Approach: K is the address in main storage of the 1st PSW of the group. The main storage address is checked for validity.

External Procedure Referenced: BRCHK, FLD, INTRPS

External Data Referenced: COMMON

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 021 (FUNCTION ISPPSW(K))

Purpose: To convert new PSW's in main storage into current PSW format and store into simulated scratch pad memory.

Approach: K is address in main storage of 1st PSW required. Main Storage address is checked for validity.

External Procedure Referenced: INTRPS, BRCHK, FLD

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 022 (FUNCTION INTNOT(K))

Purpose: To provide 1's complement of variable K

Approach: The implementation stresses host-machine-independence.

External Procedure Referenced: COMPL

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 023 (INTSER)

Purpose: To provide facility for the addition of interrupt service routines at a later date.

Approach:

External Procedure Referenced:

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 024 (ITWTSM(I))
COR 025 (ISMTWO(I))

Purpose: To provide function subprogram which perform conversion operations from 2's-complement representation to sign-magnitude (ITWTSM) and sign-magnitude to 2's-complement (ISMTWO).

Approach: The routines are intended for use in simulating a 2's-complement arithmetic target computer on a host system which employs sign-magnitude arithmetic.

External Procedure Referenced: IAND, IOR, INTNOT, ILOAD

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 026 (ISTORE (ISOR,IDEST,IS,IN))

Purpose: To provide a host-independent routine for placing a right-justified field of data from the source word in the specified field of the destination word.

Approach: ISOR and IDEST specify the data source word and destination word, respectively. The field of data is stored in the destination word starting at bit position IS and is IN bits in length. Bit numbering is right to left with the rightmost bit designated as bit number one.

External Procedure Referenced: FLD

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 027 (JEXBIN (IBUF, IST, ILNG))

Purpose: To convert character strings in hexadecimal format to an internal IBM 7094 binary format.

Approach: IBUF is the character string location, IST is a pointer to the first character in the string IBUF, and ILNG specifies the number of hexadecimal characters to be converted. A maximum of 80 characters may be converted by the function.

External Procedures Referenced: ILOAD

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 028 (ILOAD (SOURCE, SB, NB))

Purpose: To provide a host-machine-independent routine for loading a field of data as a right-justified field in the output argument.

Approach: The data source word is specified by SOURCE. The field of data to be loaded as the right-justified output argument begins at bit position SB of the source word and is NB bits in length. Bit numbering is right to left with the rightmost bit designated as bit number one.

External Procedure Referenced: FLD

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 029 (ISHADR(K))

Purpose: To extract the shift count from the current target instruction.

Approach: ISHADR is an integer function subprogram which is useful in executing several different target computer instructions.

External Procedure Referenced: ILOAD

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 030 (IVERFL(L,LOF))

Purpose: To compute overflow for conventional arithmetic operations based on signs of inputs and results.

Approach: Rules for generation of overflow are applied.

External Procedure Referenced: IAND

External Data Referenced: L is result of arithmetic operation; LOF is overflow parameter returned. $LOF = 1 \Rightarrow$ O/F, $LOF = 2 \Rightarrow$ No O/F.

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 031 (ISLOGE(N))

Purpose: To collect COMMON logic associated with SS logical instructions.

Approach: N/A

External Procedure Referenced: FECHAR, IAND, IER, IOR, STORCH

External Data Referenced: COMMON, N is call parameter defining logical operation,

- N = 1, logical AND
- N = 2, logical OR
- N = 3, exclusive OR

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 032 (IOVRFL(N,J))

Purpose: To compute overflow based on logical arithmetic operations.

Approach: Special rules for logical overflow are applied to inputs and results of operations.

External Procedures Referenced: IAND

External Data Referenced: COMMON, N, J
N is result of operation, J is parameter which defines O/F. J = 1 \Rightarrow overflow; J = 2 \Rightarrow no O/F.

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: COR 033 (ICOMP1 (WRDIN,SB,NB))

Purpose: To provide a host-machine-independent routine for complementing a specified field of bits in the source word.

Approach: WRDIN is the source word and the function subprogram complements NB bits of this word beginning at bit position SB. Bit numbering is right to left with the rightmost bit designated as bit number one.

External Procedure Referenced: ILOAD, ISTORE

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: TYPESP

Purpose: Data subprogram for classification of all valid target computer instructions according to diagnostics keys which may be checked.

Approach: Each valid target instruction is assigned to a particular classification which groups instructions in accordance with the appropriateness of their contents in checking diagnostics keys.

External Procedure Referenced:

External Data Referenced: /DVAR/

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: HEADSR (HEADER)

Purpose: Printout of target machine status information which serves as a header for diagnostics information which has been requested. This header will be common to all types of diagnostics.

Approach: When the mainline routine has recognized a diagnostics request, the header subroutine is called just prior to the calling of the appropriate subroutine to execute the diagnostic printout. This routine provides the user with information concerning the diagnostic requested, program time, program offset and current instruction contents.

External Procedure Referenced:

External Data Referenced: /DVAR/, /UNCON/, /UARRAY/

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: SNAPRS (SNAPRD)

Purpose: Routine to read external data which are used as keys to trigger main memory SNAP diagnostic at desired time during simulation. Each SNAP key triggers a printout of a unique set of main memory locations.

Approach: Each SNAP key specifies (1) type of key, (2) value of key, and (3) memory locations to be snapped.

External Procedure Referenced:

External Data Referenced: /FS/, /KS/

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: TRACRS (TRACRD)

Purpose: Routine to read external data which are used as keys to trigger the register TRACE diagnostic at desired time during simulation. Each trace key triggers a printout of the same key registers from SPM.

Approach: Each TRACE key specifies (1) type of key, and (2) value of key.

External Procedure Referenced:

External Data Referenced: /TR/, /KT/

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: SPMDRS (SPMDRD)

Purpose: Routine to read external data which are used as keys to trigger a dump of the SPM contents at the desired time during the simulation. Each TRACE key triggers a printout of the contents of all registers in simulated SPM.

Approach: The SPM dump key specifies (1) type of key, and (2) value of key.

External Procedure Referenced:

External Data Referenced: /SP/, /MM/

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: MMDRSR (MMDRD)

Purpose: Routine to read external data which are used as keys to trigger a block main memory dump diagnostic at the desired time during the simulation. Each main memory block dump key triggers a printout of a unique block of contiguous main memory locations.

Approach: Each main memory block dump key specifies the value of the simulated program counter which is to be used to trigger the block dump.

External Procedure Referenced:

External Data Referenced:

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: SNAPSR (SNAPEX)

Purpose: Routine which checks SNAP keys prior to execution of each instruction and collects the desired SNAP diagnostics data if triggered.

Approach: The present version of the subroutine issues a printout of SNAP data when triggered. Subsequent versions will have provisions for collecting and storing SNAP data for printout at some later time.

External Procedure Referenced: HEADSR (HEADER)

External Data Referenced: /FS/, /KS/, /DVAR/, /UNCON/, /UARRAY/

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: TRACSR (TRACEX)

Purpose: Routine which checks TRACE keys prior to execution of each instruction and collects the desired TRACE diagnostics data if triggered.

Approach: The present version of this subroutine issues a printout of the contents of key registers when triggered. Subsequent versions will have provisions for collecting and storing TRACE data for printout at some later time.

External Procedure Referenced: HEADSR (HEADER)

External Data Referenced: /TR/, /KT/, /DVAR/, /UNCON/, /UARRAY/

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: SPMSR (SPMDEX)

Purpose: Routine which checks SPM dump keys prior to execution of each instruction and collects the desired SPM contents if triggered.

Approach: The present version of this subroutine issues a printout of SPM contents when triggered. Subsequent versions will have provisions for storing current SPM contents for printout at some later time.

External Procedure Referenced: HEADSR (HEADER)

External Data Referenced: /SP/, /MM/, /DVAR/, /UNCON/, /UARRAY/

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: BMDSR (BLMDEX)

Purpose: Routine which checks the block main memory dump keys prior to execution of each instruction and collects the desired target main memory location contents if triggered.

Approach: A block dump of a specified set of target main memory locations can be triggered only by specified values of the simulated program counter. The present version of the simulator issues a printout of the specified target main memory contents when triggered. Subsequent versions will store the current contents of the target main memory locations for printout at some later time.

External Procedure Referenced: HEADSR (HEADER)

External Data Referenced: /SP/, /MM/, /DVAR/, /UNCON/, UARRAY/

FUNCTIONAL PROCEDURE DESCRIPTION

Procedure Identifier: FMDSR (FMDX)

Purpose: Routine which checks the main memory dump key prior to termination of the simulation run, and executes a full target main memory dump if requested.

Approach: A full target main memory dump is available only at the termination of a simulation program. The dump may be executed following an error termination or following a normal program halt.

External Procedure Referenced:

External Data Referenced: /SP/, /MM/, /DVAR/, /UNCON/, /UARRAY/

APPENDIX III. SUMC INSTRUCTIONS

This appendix gives a brief description of each of the SUMC Breadboard System instructions which are presently implemented on the SUMC interpretive simulator.

GROUP I INSTRUCTIONS

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
04	SPM	RR	Set Program Mask

Description: Bits 2-7 of the general register specified by the R_1 field replace the condition code and the program mask bits of the current PSW. Bits 0, 1, and 8-31 of the register specified by the R_1 field are ignored. The contents of the register specified by the R_1 field remain unchanged.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
05	BALR	RR	Branch and Link

Description: The right-most 32 bits of the PSW, including the updated instruction address, are stored as link information in the general register specified by R_1 . Subsequently, the instruction address is replaced by the branch address. The branch address is determined before the link information is stored.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
06	BCTR	RR	Branch on count

Description: The content of the general register specified by R_1 is algebraically reduced by one. When the result is zero, normal instruction sequencing proceeds with the updated instruction address. When the result is not zero, the instruction address is replaced by the branch address. The branch address is determined prior to the counting operation.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
07	BCR	RR	Branch on condition

Description: The updated instruction address is replaced by the branch address if the state of the condition code is as specified by the contents of the R_1 field; otherwise, normal instruction sequencing proceeds with the updated instruction address.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
0A	SVC	RR	Supervisor call

Description: The instruction causes a supervisor-call interruption with the R_1 , R_2 field of the instruction providing the interruption code.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
10	LPR	RR	Load positive

Description: The absolute value of the second operand is placed in the first operand location. The operation includes complementation of negative numbers; positive numbers remain unchanged.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
11	LNR	RR	Load negative

Description: The 2's-complement of the absolute value of the second operand is placed in the first operand location. The operation complements positive numbers; negative numbers and zero remain unchanged.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
12	LTR	RR	Load and test

Description: The second operand is placed in the first operand location, and the sign and magnitude of the second operand determine the condition code. The second operand is unchanged.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
13	LCR	RR	Load complement

Description: The 2's-complement of the second operand is placed in the first operand location.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
14	NR	RR	AND

Description: The logical product (AND) of the bits of the first and second operands is placed in the first operand location. Operands are treated as unstructured logical quantities, and the connective AND is applied bit by bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
15	CLR	RR	Compare logical

Description: The first operand is compared with the second operand, and the result is indicated in the condition code.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
16	OR	RR	OR

Description: The logical sum (OR) of the bits of the first and second operands is placed in the first operand location. Operands are treated as unstructured logical quantities, and the connective inclusive OR is applied bit by bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
17	XR	RR	Exclusive OR

Description: The modulo-two sum (exclusive OR) of the bits of the first and second operands is placed in the first operand location. Operands are treated as unstructured logical quantities, and the connective exclusive OR is applied bit by bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
18	LR	RR	Load

Description: The second operand is placed in the first operand location. The second operand is not changed.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
19	CR	RR	Compare

Description: The first operand is compared with the second operand, and the result determines the setting of the condition code. Comparison is algebraic, treating both comparands as 32-bit signed integers.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
1A	AR	RR	Add

Description: The second operand is added to the first operand, and the sum is placed in the first operand location.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
1B	SR	RR	Subtract

Description: The second operand is subtracted from the first operand, and the difference is placed in the first operand location.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
1C	MR	RR	Multiply

Description: The product of the multiplier (second operand) and the multiplicand (first operand) replaces the multiplicand. Multiplier and multiplicand are 32-bit signed integers and the product is a 64-bit signed integer occupying the even/odd register pair specified by the R_1 field of the instruction.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
1D	DR	RR	Divide

Description: The dividend (first operand) is divided by the divisor (second operand) and replaced by the remainder and the quotient. The divisor is a 32-bit signed integer. The dividend is a 64-bit signed integer occupying the even/odd register pair specified by the R_1 field

of the instruction. A 32-bit signed remainder and a 32-bit signed quotient replace the dividend in the even-numbered and odd-numbered registers, respectively.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
1E	ALR	RR	Add logical

Description: The second operand is added to the first operand, and the sum is placed in the first operand location. A carry out in the sign position is recorded in the condition code. Logical addition adds all 32 bits of both operands without further change to the resulting sign bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
1F	SLR	RR	Subtract logical

Description: The second operand is subtracted from the first operand, and the difference is placed in the first operand location. A carry out in the sign position is recorded in the condition code. All 32 bits of both operands participate, without further change to the resulting sign bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
40	STH	RX	Store halfword

Description: The first operand is stored at the halfword second operand location. The 16 high-order bits of the first operand are ignored.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
41	LA	RX	Load address

Description: The address of the second operand is inserted in the low-order 24 bits of the general register specified by R_1 . The remaining bits of the general register are made zero.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
42	STC	RX	Store character

Description: Bit positions 24-31 of the register designated as the first operand are placed in the second operand address.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
43	IC	RX	Insert character

Description: The 8-bit character at the second operand address is inserted into bit positions 24-31 of the register specified as the first operand location.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
44	EX	RX	Execute

Description: The single instruction at the branch address is modified by the content of the general register specified by R_1 , and the resulting subject instruction is executed. Bits 8-15 of the instruction designated by the branch address are OR'ed with bits 24-31 of the register specified by R_1 , except when register 0 is specified, which indicates no modification takes place.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
45	BAL	RX	Branch and link

Description: The right-most 32 bits of the PSW, including the updated instruction address, are stored as link information in the general register specified by R_1 . Subsequently, the instruction address is replaced by the branch address. The branch address is determined before the link information is stored.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
46	BCT	RX	Branch on count

Description: The content of the general register specified by R_1 is algebraically reduced by one. When the result is zero, normal instruction sequencing proceeds with the updated instruction address. When the result is not zero, the instruction address is replaced by the branch address. The branch address is determined prior to the counting operation.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
47	BC	RX	Branch on condition

Description: The updated instruction address is replaced by the branch address if the state of the condition code is as specified by the contents of the R_1 field; otherwise, normal instruction sequencing proceeds with the updated instruction address.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
48	LH	RX	Load Halfword

Description: The halfword second operand is placed in the first operand location. The second operand sign bit value is propagated through the 16 high-order bit positions before insertion.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
49	CH	RX	Compare Halfword

Description: The first operand is compared with the halfword second operand, and the result determines the setting of the condition code. The comparison is algebraic.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
4A	AH	RX	Add halfword

Description: The halfword second operand is added to the first operand and the sum is placed in the first operand location. The halfword second operand is expanded to a full word before addition.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
4B	SH	RX	Subtract halfword

Description: The halfword second operand is subtracted from the first operand, and the difference is placed in the first operand location. The halfword second operand is expanded to a full word before subtraction.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
4C	MH	RX	Multiply halfword

Description: The product of the halfword multiplier (second operand) and the multiplicand (first operand) replaces the multiplicand. The halfword multiplier is expanded to a full word before multiplication and the low-order part of the product replaces the multiplicand (first operand).

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
4E	CVD	RX	Convert to decimal

Description: The radix of the first operand is changed from binary to decimal, and the result is stored in the second operand location. The number is treated as a right-aligned signed integer both before and after conversion. The result has the packed decimal format, occupies a double-word in storage, and must be located on an integral boundary.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
4F	CVB	RX	Convert to binary

Description: The radix of the second operand is changed from decimal to binary, and the result is placed in the first operand location. The second operand has the packed decimal data format and occupies a double-word storage field, which must be located on an integral boundary.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
50	ST	RX	Store

Description: The first operand is placed in the second operand location.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
54	N	RX	AND

Description: The logical product (AND) of the first and second operands is placed in the first operand location. Operands are treated as unstructured logical quantities, and the connective AND is applied bit by bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
55	CL	RX	Compare logical

Description: The first operand is compared with the second operand, and the result is indicated in the condition code.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
56	O	RX	OR

Description: The logical sum (OR) of the bits of the first and second operands is placed in the first operand location. Operands are treated as unstructured logical quantities, and the connective inclusive OR is applied bit by bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
57	X	RX	Exclusive OR

Description: The modulo-two sum (exclusive OR) of the first and second operands is placed in the first operand location. Operands are treated as unstructured logical quantities, and the connective exclusive OR is applied bit by bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
58	L	RX	Load

Description: The second operand is placed in the first operand location, with the second operand left unchanged.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
59	C	RX	Compare

Description: The first operand is compared with the second operand, and the result determines the setting of the condition code. The 32-bit signed integer operands are compared algebraically.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
5A	A	RX	Add

Description: The second operand is added to the first operand, and the sum is placed in the first operand location.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
5B	S	RX	Subtract

Description: The second operand is subtracted from the first operand, and the difference is placed in the first operand location.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
5C	M	RX	Multiply

Description: The product of the multiplier (second operand) and the multiplicand (first operand) replaces the multiplicand. Multiplier and multiplicand are 32-bit signed integers and the product is a 64-bit signed integer occupying the even/odd register pair specified by the R_1 field of the instruction.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
5D	D	RX	Divide

Description: The dividend (first operand) is divided by the divisor (second operand) and replaced by the remainder and the quotient. The divisor is a 32-bit signed integer. The dividend is a 64-bit signed integer occupying the even/odd register pair specified by the R_1 field of the instruction. A 32-bit signed integer remainder and a 32-bit signed integer quotient replace the dividend in the even-numbered and odd-numbered registers, respectively.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
5E	AL	RX	Add logical

Description: The second operand is added to the first operand, and the sum is placed in the first operand location. A carry out in the sign position is recorded in the condition code. Logical addition adds all 32 bits of both operands without further change to the resulting sign bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
5F	SL	RX	Subtract logical

Description: The second operand is subtracted from the first operand, and the difference is placed in the first operand location. A carry out in the sign position is recorded in the condition code. All 32 bits of both operands participate, without further change to the resulting sign bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
80	SSM	SI	Set system mask

Description: The byte at the location designated by the operand address replaces the system mask bits of the current PSW.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
82	LPSW	SI	Load PSW

Description: The double word at the location designated by the operand address replaces the PSW. The operand address must be a double word address. The double word which is loaded becomes the PSW for the next sequence of instructions.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
86	BXH	RS	Branch on index high

Description: An increment is added to the first operand, and the sum is compared algebraically with a comparand. Subsequently, the sum is placed in the first operand location, regardless of whether the branch is taken. When the sum is high, the instruction address is replaced by the branch address. When the sum is low or equal, instruction sequencing proceeds with the updated instruction address. The first operand and the increment are in the registers specified by R_1 and R_3 . The comparand register address is odd and is either one larger than R_3 or equal to R_3 . The branch address is determined prior to the addition and comparison.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
87	BXLE	RS	Branch on index low or equal

Description: An increment is added to the first operand, and the sum is compared algebraically with a comparand. Subsequently, the sum is placed in the first operand location, regardless of whether the branch is taken. When the sum is low or equal, the instruction address is replaced by the branch address. When the sum is high, normal instruction sequencing

proceeds with the updated instruction address. The first operand and the increment are in the registers specified by R_1 and R_3 . The comparand register address is odd and is either one larger than R_3 or equal to R_3 . The branch address is computed prior to the addition and comparison.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
88	SRL	RS	Shift right single

Description: The first operand is shifted right the number of bits specified by the low-order six bits of the second operand address field. Zero's are shifted into vacated register positions.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
89	SLL	RS	Shift left single

Description: The first operand is shifted left the number of bits specified by the low-order six bits of the second operand address field. Zero's are shifted into vacated register positions.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
8A	SRA	RS	Shift right single

Description: The integer part of the first operand is shifted right the number of bits specified by the low-order six bits of the second operand address field. Bits equal to the sign are supplied to vacated register positions.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
8B	SLA	RS	Shift left single

Description: The integer part of the first operand is shifted left the number of bits specified by the low-order six bits of the second operand address field. Zero's are shifted into vacated register positions.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
8C	SRDL	RS	Shift right double

Description: The double word first operand is shifted right the number of bits specified by the low-order six bits of the second operand address field. The R_1 field of the instruction must contain an even register address specifying an even/odd register pair. Zero's are supplied to vacated register positions.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
8D	SLDL	RS	Shift left double

Description: The double word first operand is shifted right the number of bits specified by the low-order six bits of the second operand address field. The R_1 field of the instruction must contain an even register address specifying an even/odd register pair. Zero's are supplied to vacated register positions.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
8E	SRDA	RS	Shift right double

Description: The double-length integer part of the first operand is shifted right the number of places specified by the low-order bits of the second operand address field. The R_1 field of the instruction must contain an even register address specifying an even/odd register pair. Bits equal to the sign bit are supplied to vacated register positions.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
8F	SLDA	RS	Shift left double

Description: The double-length integer part of the first operand is shifted left the number of places specified by the low-order six bits of the second operand address field. The R_1 field of the instruction must contain an even register address specifying an even/odd register pair. Zero's are supplied to vacated register positions.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
90	STM	RS	Store multiple

Description: The set of general registers starting with the register specified by R_1 and ending with the register specified by R_3 is stored at the locations designated by the second operand address. The general registers are stored in the ascending order of their addresses, starting with the register specified by R_1 and continuing through the register specified by R_3 , with register 0 following register 15.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
91	TM	SI	Test under mask

Description: The byte of immediate data, I_2 , is used as an 8-bit mask to set the condition code. The bits of the mask are made to correspond one for one with the bits of the character in storage specified by the first operand address. A mask bit of one indicates that the storage bit is to be tested; when zero, the storage bit is ignored. When all storage bits thus selected are zero, the condition code is made zero. The code is also made zero when the mask is all-zero. When the selected bits are all-one, the code is made 3; otherwise, the code is made 1.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
92	MVI	SI	Move

Description: The 8-bit byte immediate operand is placed in the first operand location.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
93	TS	SI	Test and set

Description: The leftmost bit of the byte located at the first operand address is used to set the condition code, and the entire address byte is set to all ones.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
94	NI	SI	AND

Description: The logical product (AND) of the bits of the first operand and the immediate operand is placed in the first operand location. Operands are treated as unstructured logical quantities, and the connective AND is applied bit by bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
95	CLI	SI	Compare logical

Description: The first operand is compared with the immediate operand, and the result is indicated in the condition code.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
96	OI	SI	OR

Description: The logical sum (OR) of the bits of the first and immediate operands is placed in the first operand location. Operands are treated as unstructured logical quantities, and the connective inclusive OR is applied bit by bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
97	XI	SI	Exclusive OR

Description: The modulo-two sum (exclusive OR) of the bits of the first and immediate operands is placed in the first operand location. Operands are treated as unstructured logical quantities and the connective exclusive OR is applied bit by bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
98	LM	RS	Load Multiple

Description: The set of general registers starting with the register specified by R_1 and ending with the register specified by R_3 is loaded

from the locations designated by the second operand address. The general registers are loaded in the ascending order of their addresses, starting with the register specified by R_1 and continuing through the register specified by R_3 , with register 0 following register 15.

GROUP III INSTRUCTIONS

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
D1	MVN	SS	Move numerics

Description: The low-order four bits of each byte in the second operand field, the numerics, are placed in the low-order bit positions of the corresponding bytes in the first operand fields. Movement is left to right through each field one byte at a time, and the fields may overlap in any desired way. The high-order four bits of each byte, the zones, remain unchanged.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
D2	MVC	SS	Move

Description: The second storage operand is placed in the first storage operand location. Movement is left to right through each field a byte at a time and the fields may overlap in any desired way.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
D3	MVZ	SS	Move zones

Description: The high-order four bits of each byte in the second operand field, the zones, are placed in the high-order four bit positions of the corresponding bytes in the first operand field. Movement is left to right through each field one byte at a time, and the fields may overlap in any desired way. The low-order four bits of each byte, the numerics, remain unchanged.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
D4	NC	SS	AND

Description: The logical product (AND) of the bits of the first and second storage operands is placed in the first operand location. Operands are treated as unstructured logical quantities, and the connective AND is applied bit by bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
D5	CLC	SS	Compare logical

Description: The first storage operand is compared with the second storage operand, and the result is indicated in the condition code. Comparison is binary, and all codes are valid.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
D6	OC	SS	OR

Description: The logical sum (OR) of the bits of the first and second storage operands is placed in the first operand location. Operands are treated as unstructured logical quantities, and the connective inclusive OR is applied bit by bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
D7	XC	SS	Exclusive OR

Description: The modulo-two sum (exclusive OR) of the bits of the first and second storage operands is placed in the first operand location. Operands are treated as unstructured logical quantities, and the connective exclusive OR is applied bit by bit.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
DC	TR	SS	Translate

Description: The eight-bit bytes of the first operand are used as arguments to reference the list designated by the second operand address. Each eight-bit function byte selected from the list replaces the corresponding argument in the first operand. The bytes of the first operand are selected one by one for translation, proceeding left to right. All data is valid and the operation proceeds until the first operand field is exhausted.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
DD	TRT	SS	Translate and test

Description: The eight-bit bytes of the first operand are used as arguments to reference the list designated by the second operand address. Each eight-bit function byte thus selected from the list is used to determine the continuation of the operation. When the function byte is a zero, the operation proceeds by fetching and translating the next argument byte. When the function byte is non-zero, the operation is completed by inserting the related argument address in general register 1, and inserting the function byte in general register 2. Fetching of the function byte from the list proceeds as in TRANSLATE. When the first operand field is exhausted before a non-zero function byte is encountered, the condition code is set to 0. The condition code is set to 1 when one or more argument bytes have not been translated. The condition code is set to 2 if the last function byte is non-zero.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
F1	MVO	SS	Move with offset

Description: The second operand is placed to the left of and adjacent to the low-order four bits of the first operand. The fields are processed right to left. If necessary, the second operand is extended with high-order zero's. If the first operand field is too short to contain all bytes of the second operand, the remaining information is ignored.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
F2	PACK	SS	Pack

Description: The format of the second operand is changed from zoned to packed, and the result is placed in the first operand location. The fields are processed right to left. If necessary, the second operation is extended with high-order zero's. If the first operand field is too short to contain all significant digits of the second operand field, the remaining high-order bits are ignored. Overlapping fields may occur.

<u>Op Code</u>	<u>Mnemonic</u>	<u>Type</u>	<u>Instruction</u>
F3	UNPK	SS	Unpack

Description: The format of the second operand is changed from packed to zoned, and the result is placed in the first operand location. The fields are processed right to left. The second operand is extended with high-order zero digits before unpacking, if necessary. If the first operand field is too short to contain all significant digits of the second operand field, the remaining high-order digits are ignored. Overlapping fields may occur.

APPENDIX IV. SUMC SIMULATOR SOURCE PROGRAM

This appendix contains the complete source listing for the basic SUMC interpretive simulator. The source language is FORTRAN IV and the program has been developed for operation on an IBM 7094 host computer.

```

1  $JOB      C114 CURRAN      ,300790,00,12,14MCP
2  $JOB      C114 CURRAN      ,300790,00,12,14MCP
3  $EXECUTE  IRJCR
4  $IRJOB    NCMP
5  $IRFTC    GCR001 DECK
6  C
7  COMMON /TES/ LEVELS(4), IOUTPU(5), IPOINT(5)
8  LOGICAL CSLAE, IRESTA
9  COMMON /UNCON/ IFWA, IPST, ITARG, IOPCW, IBIT, IPARS, IDATAS, IHW, MAXCOR,
10  1 LCCG, MPGS, TIMBC, NRCDCE, NSTAT, LBPS1, LBPS2, NULL, IONE, IT,
11  ICSLAE, ILC, INTCDE, ICSUNT, EXTIME, TIMLIM,
12  IIMY, IPN, IERFLG, IRESTA,
13  ILCCCUA, JIBOUN, MCNE, IFETC
14  1, MAXNEG, MAXCIT
15  COMMON /UARRY/ ISECTA(20), TIME(10), CLASS(10), INSDAT(256,5),
16  1 INSPARS(20), IPCTR(5), IPPCTR(5), ISGCD(5,20), IADR(3), ISPM(64),
17  1 IHALFW(6), ISTACK(5,5), IMAINM(4096)
18  COMMON /CVAR/ ICPCG(255), ITCNTR, IOFFST, IOPRND(3), ISTAT
19  DIMENSION FLPTRG(9)
20  INTEGER  EXGPSW(4), SVCOPS(4), PROPSW(4), MAOPSW(4), IOOPSW(4),
21  1 CSWCRC(4), CAWCRC(4), EXNPSW(4), SVCNPS(4), PRNPSW(4), MANPSW(4),
22  1 EXCLCC, SVOLCC, PROLCC, EXNLCC, SVNLOC, PRNLOC,
23  1 ICAPSW(4), CURPSW(4), GENREG(16),          TSTORG(10)
24  EQUIVALENCE (ISYSWK, ISPM(26)), (IPRMSK, ISPM(27)), (IAMP, ISPM(29)),
25  1 (ICC, ISPM(28))
26  EQUIVALENCE (IMAINM(1), INIPSW), (IMAINM(3), INCCW1), (IMAINM( 5),
27  1 INCCW2), (IMAINM( 7), EXGPSW), (IMAINM( 9), SVCOPS), (IMAINM(11),
28  1 PROPSW), (IMAINM(13), MACPSW), (IMAINM(15), IOOPSW), (IMAINM(17),
29  1 CSWCRC), (IMAINM(19), CAWORD), (IMAINM(23), EXNPSW), (IMAINM(25),
30  1 SVCNPS), (IMAINM( 27), PRNPSW), (IMAINM( 29), MANPSW), (IMAINM( 31),
31  1 ICNPSW), (ISPM(25), INACCR), (ISPM(25), CURPSW), (ISPM, GENREG),
32  1 (ISPV(17), FLPTRG), (ISPM(33), TSTORG), (IMAINM(1), INPRCT),
33  1 (IMAINM( 3), EXOLCC), (IMAINM(10), SVOLCC), (IMAINM(12), PROLOC),
34  1 (IMAINM(14), MACLOC), (IMAINM(15), IOOLCC), (IMAINM(24), EXNLCC),
35  1 (IMAINM(26), SVNLOC), (IMAINM( 28), PRNLOC), (IMAINM( 30), MANLOC),
36  1 (IMAINM( 32), ICNLOC)
37  LOGICAL SNAP
38  LOGICAL PSNAP, TISNAP, KSNAP,
39  1 PCSNAP, CCSNAP, TSNAP, LISNAP(9), MASNAP, RASNAP, MOSNAP, ROSNAP
40  INTEGER SLOC(9), TISLOC(9), NTSKL(9), TSLOC(9,9)
41  REAL TSK(9)
42  INTEGER PCSK(9), NPCSKL(9), PCSLOC(9,9),
43  1 CCSK(9), NCCSKL(9), CCSLOC(9,9),
44  1 MASK(9), NMASKL(9), MASLOC(9,9),
45  1 RSK(9), NRSKL(9), RASLOC(9,9),
46  1 MCSKA(9), MDSK(9), NMOSKL(9), MOSLOC(9,9),
47  1 ROSKA(9), ROSK(9), NROSKL(9), RUSLOC(9,9)
48  LOGICAL TRACE
49  LOGICAL FTRACE, TITRAC, KTRACE,
50  1 PTRAC, COTRAC, ITRACE, LTRAC(9), MATRAC, RATRAC, MOTRAC, ROTRAC
51  INTEGER PGTK(9), NPGTK(9), GCTK(9), NIOTK(9), NITTK(9),
52  1 NPTK(9), NIPATK(9), RATK(9), NIRATK(9),
53  1 MOTKA(9), NOTK(9), NIOTKA(9), ROTKA(9), ROTK(9), NIROTK(9)
54  REAL TTK(9)
55  LOGICAL SPVL
56  LOGICAL PCSPMD, CCSMD, TSPMD, LTK(9), MASPMO, RASPMO, MOSPMO, ROSPMO
57  INTEGER PCPK(9), CCCK(9), MACK(9), PCK(9),
58  1 MCKA(9), MCK(9), RCK(9), RCKA(9), RCK(9)
59  REAL TLR(9)

```

```

1  INTEGER PCDK(9),BCSTAD(9),NBOL(9)
2  LOGICAL FMC
3  XTERNAL ITWISK,ISMTAC
4  COMMON /FS/SNAP,FSNAP,NFSL,SLOC,
5  /KS/KSNAP,PCSNAP,NPCSK,PCSK,NPCSKL,PCSLOC,
6  /OC/OCNAP,NCCSK,CCSK,NCCSKL,CCSLOC,
7  /NAS/NASAP,NMASH,NASK,NMASHL,NASLOC,
8  /RAS/RASAP,NRASK,RASK,NRASKL,RASLOC,
9  /TSNAP/TSNAP,NTSK,TSK,NTSKL,TSLOC,LTSHAP,
10 /MOSNAP/MOSNAP,NMOSK,MOSKA,MOSK,NMOSKL,MOSLOC,
11 /RCSNAP/RCSNAP,NRCSK,ROSKA,ROSK,NRCSKL,ROSLOC
12 /TR/TRACE,TRACE,TTRAC,TTRI,TSTRT,TSTPT,KTRACE
13 /RT/RTTRAC,NPCTK,PCTK,NIPCTK,OCNTRAC,NOCCTK,OCNTRAC,NOCCTK,
14 /MATRAC/MATRAC,NMATK,MATK,NIMATK,RATRAC,NRATK,RATK,NIRATK,
15 /TTRAC/TTRAC,NTTK,TTK,NITTK,LTTRAC,
16 /MCTRAC/MCTRAC,NMOTK,MOTKA,MOTK,NIMOTK,
17 /RCTRAC/RCTRAC,NROTK,ROTKA,ROTK,NIROTK
18 COMMON /SP/SPNAP,PCSPMC,NPCCK,PCCK,OCSPMD,NCCCK,OCCK
19 /XASPM/XASPM,NMACK,MACK,RASPMG,NRACK,RACK,TSMD,NTOK,TOK,LTOK
20 /MOSPM/MOSPM,NMACK,MACK,RASPMG,NRACK,RACK,TSMD,NTOK,TOK,LTOK
21 /MM/MMNAP,MLMME,NELDK,BPCDK,BDSTAD,NBOL
22
23      C
24      CALL INITLZ
25      IF(ITERFLG.NE.0) GO TO 71
26      CONTINUE
27      C
28      INTERRUPT DETECTION LGCP
29      IF(ICOUNT.EQ.0) GO TO 52
30      DO 51 I=1,4
31      IPR=LEVELS(I)
32      CALL PULL (IPR,I,IPRSTA,ICSNO)
33      CONTINUE
34      IT=1
35      CALL FECHM
36      IF (SNAP) CALL SNAPEX
37      IF (TRACE) CALL TRACEX
38      IF (SPMC) CALL SPMDEX
39      IF (BLMME) CALL BLMDEX
40      IF(ITERFLG.NE.0) GO TO 71
41      CALL CPCEP
42      IF(ITERFLG.NE.0) GO TO 71
43      CALL TIMER
44      IF(ITERFLG.EQ.0) GO TO 10
45      CALL TERMIN
46      CALL EXIT
47      RETURN
48      END
49
50  $B
51  $BFC CCR002 DECK
52  BLOCK DATA
53  LOGICAL CSLAE,IPRESTA
54  EQUIVALENCE (ISPM(25),INADDR)
55  LOGICAL IFETC
56  COMMON /TES/ LEVELS(4),IGUTPU(5),IPOINT(5)
57  COMMON/UNCGN/IFWA,IFOST,ITARG,IOPCW,IBIT,IPARS,IDATAS,IHN,MAXCOR,
58  1 LCGG,MPCS,TIMEC,NRCUCE,NSTAT,LBPS1,LBPS2,NULL,IONE,IT,
59  1 CSLAE,ILC,INTCES,ICOUNT,EXTIME,TIMLIM,
60  1 IHN,IMN,IETFLG,IPRESTA,
61  1 ILCGUN,JIGUN,MUNE,IFETC
62  1,MAXNEG,MAXUIT
63  COMMON /UARRAY/ ISEGTA(20),TIME(10),CLASS(10),INSDAT(256,5),
64  1,MAXP(9,5,20),IETFLG(5),IPRESTA(5),ISGCR(5,20),IADR(3),ISPM(64),

```

DATA LEVELS/ 1,4,3,2/
DATA IHCSI,ITARG,IOPCW,IBIT/36,32,8,1/
DATA LBPS1,LBPS2/ 30,28/
DATA ((INSDAT(I,J), I=1,255), J=1,2)
1 / 0,0,0,9,5,5,9,9,10,0,0,0,0,1,4,1,3,4,3,1,4,
12,2,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
10,0,0,0,0,1,1,1,1,1,0,5,5,5,1,3,2,2,2,0,8,8,1,0,0,3,4,3,3,1,4,
12,2,2,2,2,2,0,
10,0,0,0,0,9,9,9,9,4,4,6,6,6,6,6,6,6,1,4,1,4,7,7,7,1,0,0,0,0,
17,7,7,7,0,
10,
10,
10,
10,0,0,0,0,
10,0,1,1,1,1,1,1,1,0,0,0,0,1,1,1,1,1,1,1,1,1,1,1,1,1,1,
11,
12,
12,
14,4,4,4,4,4,4,3,
11,
10,
10,
10,
DATAISGCC/1,1,1,1,2,2,2,2,14,14,3,8,3,5,15,5,5,11,5,0,
11,1,0,0,11,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,
10,
1 0,0/
DATA INSPAR/ 1,2,2,2,3,3,3,3,3,2,3,0,2,2,2,2,0,0,0,0,2,8,8,8,8,8,
1 4,4,4,8,4,4,4,4,4,4,4,4,4,4,4,12,4,0,12,12,0,0,0,0,0,0,0,0,0,0,0,0,
1 0,
1 0,0/
ENC
\$IBFTC CCR003 DECK
SUBROUTINE FECHM
EQUIVALENCE (ISPM(25),INADDR) ,(ILC,NRPWDS)
EQUIVALENCE (ISYSMK,ISPM(26)),(IPRMSK,ISPM(27)),(IAMP,ISPM(29)),
1(ICG,ISPM(28))
COMMON /TES/ LEVELS(4),IOUTPUT(5),IPOINT(5)
COMMON/UNCON/IFWA,IFCST,ITARG,IOPCW,IBIT,IPARS,IOTAS,IHM,MAXCOR,
1 LCCG,MPCS,TIMRC,NRCODE,NSTAT,LBPS1,LBPS2,NULL,IONE,IT,
1CSLAE,ILC,INTCCE,ICOUNT,EXTIME,TIMLIM,
1IMV,IMN,IERFLG,IRESTA,
1LCBCUN,JIBGUN,MCNE,IFETC
1,MAXNEG,MAXBIT
COMMON /UARRAY/ ISEGTA(20),TIME(10),CLASSI(10),INSDAT(256,5),
1INSPAR(5,20),IPCTR(5),IPCTR(5),ISGCD(5,20),IADR(3),ISPM(64),
1IHALLFW(6),ISTACK(5,6),IMAINM(4096)
COMMON /CVAR/IOPCO(255),ITCNTR,IOFFST,IOPRND(3),ISTAT
1CGICAL CSLAE,IRESTA
1A=IFCST-IHW
1CATAS=INACCR
CALL ERCHK(J)
GO TO (2018,3000),J
2019 IF(INADDR,GE,LCBCUN) GO TO 2020
2019 IERFLG=14
3000 CALL ERINS
RETURN
2020 IF(INACCR,GT,JIEGUN) GO TO 2019
C CRF = 0 CR POUNDARY EXCURSION TERMINATES
2006 JU=ICC(INACCR,2)
30=JU+1
GO TO (2005,2019),JU

[illegible]


```

262 2021 2021 K=0 GO TO 2026
263 2021 2021 K=0 GO TO 2026
264 2021 2021 K=0 GO TO 2026
265 2021 2021 K=0 GO TO 2026
266 2024 L=0
267 2026 GC TC (2011,2012,2013,2014,2015,2016), IPARS
268 C PARSE CLASS 1 RR
269 2011 IMN= LCCG + ISEGTA(2)
270 IMN= LCCG + ISEGTA(3)
271 GC TC 10
272 C PARSE CLASS 2 RX
273 2012 IADR(1)=K+L+ISEGTA(11)
274 IMN=LCCG+ISEGTA(2)
275 GC TC 32
276 C PARSE CLASS 3 RS
277 2013 IADR(1)=L+ISEGTA(11)
278 IMN=LCCG+ISEGTA(2)
279 IMN=LCCG+ISEGTA(3)
280 GC TC 32
281 C PARSE CLASS 4 SI
282 2014 IADR(1)=L+ISEGTA(11)
283 GC TC 32
284 C PARSE CLASS 5 SS
285 2015 IADR(1)=L+ISEGTA(11)
286 IF(ISEGTA(6).GT.0) GO TO 2028
287 2027 M=0
288 GC TC 2029
289 IMN= LCCG+ISEGTA(6)
290 M=ISPM(IMN)
291 2029 IADR(2)=M+ISEGTA(12)
292 K=IADR(2)
293 CALL FECHFW(K,$31)
294 ICPRNC(2)=IDATAS
295 K=IADR(1)
296 CALL FECHFW(K,$31)
297 ICPRNC(1)=IDATAS
298 CCNTINUE
299 RETURN
300 IERFLG=14
301 GC TC 3000
302 C PARSE CLASS 6 NOT IMPLEMENTED
303 CALL HALTE
304 RETURN
305 2002 ICPSTA=IHW
306 C EVEN
307 GC TC 2010
308 OSLAE= .TRUE.
309 ICPSTA=IHW
310 C THIS HW CDD
311 GC TC 2003
312 END
313 $IRFTC CCR004 DECK
314 SUBROUTINE STATCP
315 INTEGER EXOPSW(4),SVCOPS(4),PROPSW(4),MAGPSW(4),IOOPSW(4),
316 ICSWCRD(4),CINCRD(4),EXNPSW(4),SVCNPS(4),PRNPSW(4),MANPSW(4),
317 IEXCLCC,SVOLECC,PROLOC,EXNLOC,SVNLOC,PRNLOC,
318 IICAPSW(4),CURPSW(4),GERREG(16),
319 EQUIVALENCE (ISYSMK,ISPM(26)),(IPRMSK,ISPM(27)),(IAMP,ISPM(29)),
320 (ICCG,ISPM(28))
321 EQUIVALENCE (IMN,IMN(1)),INIPSW(1),INIPSW(3),INCCW(1),IMAINM( 5),
322 IACCGW(2),IMAINM( 7),EXOPSW( 9),SVCOPS( 9),SVCOPS(11),
323 IPRNPSW(1),IMAINM(13),MAGPSW(1),IMAINM(15),IOOPSW(1),IMAINM(17),

```

```

325 1 SVCNPS), (IMAINM( 27), PRNPSW), (IMAINM( 29), MANPSW), (IMAINM( 31),
326 1 ICNPSW), (ISPM(25), INADR), (ISPM(25), CURPSW), (ISPM, GENREG),
327 (ISPM(17), FLPTRG), (ISPM(12), TSTORG), (IMAINM(1), INPRCT),
328 (IMAINM( 8), EXCLOC), (IMAINM(10), SVOLCC), (IMAINM(12), EXNLOC),
329 1 (IMAINM(14), MACLOC), (IMAINM(15), IOGLOC), (IMAINM(24), EXNLOC),
330 1 (IMAINM(26), SVNLOC), (IMAINM( 28), PRNLOC), (IMAINM( 30), MANLOC),
331 1 (IMAINM( 32), ICNLOC)
332 DIMENSION PCNT(10)
333 LOGICAL CSLAE, IRESTA
334 COMMON /TES/ LEVELS(4), IOUTPU(5), IPOINT(5)
335 COMMON/UNCOM/IFWA, IFCST, ITARG, IOPCW, IBIT, IPARS, IDATAS, IHW, MAXCOR,
336 1 LCCG, WPCS, TIMEO, NRCCOE, NSTAT, LBPS1, LBPS2, NULL, IONE, IT,
337 1 CSLAE, ILC, INTCOE, ICOUNT, EXTIME, TIMLIM,
338 1 IIM, IMN, IERFLG, IRESTA,
339 1 ILCRCUN, JIRGUN, MCNE, IFETC
340 1, MAXNEG, MAXBIT
341 COMMON /UARRAY/ ISEGTA(20), TIME(10), CLASS(10), INSDAT(256,5),
342 1 INSPAR(5,20), IPCTR(5), IPPCTR(5), ISGCO(5,20), IADR(3), ISPM(64),
343 1 IHALFW(6), ISTACK(5,6), IMAINM(4096)
344 COMMON /EVAR/ IOPCG(255), ITCNTR, IOFFST, IOPRND(3), ISTAT
345 SUM1= 0.
346 SUM2= 0.
347 DC 10 I=1, NSTAT
348 SUM1=SUM1+CLASS(I)
349 DC 20 I=1, NSTAT
350 PCNT(I)= CLASS(I)/SUM1* 100.
351 SUM2= SUM2+PCNT(I)
352 OUTPUT HEADERS
353 WRITE (6,3)
354 WRITE(6,1) (I, CLASS(I), TIME(I), PCNT(I), I=1, NSTAT)
355 WRITE (6,2) SUM1, TIMEC, SUM2
356 RETURN
357 1 FGMAT(111,1X,F14.1,7X,F14.1,7X,F14.1)
358 2 FGMAT(12X,F14.1,7X,F14.1,7X,F14.1)
359 3 FGMAT(35H INSTRUCTION CLASS DISTRIBUTION//68H CLASS
1 CCOUNT PERCENT
1 COUNT TIME
1 END
1*
1*ETFC CCRG05 CEEK
SUBROUTINE OPDEF
INTEGER EXOPSW(4), SVCOPS(4), PROPSW(4), MAOPSW(4), IOOPSW(4),
1CSWGRD(4), CAWCRC(4), EXNPSW(4), SVCNPS(4), PRNPSW(4), MANPSW(4),
1 EXCLOC, SVOLCC, PROLOC, EXNLOC, SVNLOC, PRNLOC,
1 ICNPSW(4), CURPSW(4), GENREG(16), TSTORG(10)
EQUIVALENCE (ISYSMK, ISPM(26)), (IPRMSK, ISPM(27)), (IAMP, ISPM(29)),
1 ILC, ISPM(28))
EQUIVALENCE(IMAINM(1), INPSW), (IMAINM(3), INCCW1), (IMAINM( 5),
1 INCCW2), (IMAINM( 7), EXOPSW), (IMAINM( 9), SVCOPS), (IMAINM(11),
1 PROPSW), (IMAINM(13), MAOPSW), (IMAINM(15), IOOPSW), (IMAINM(17),
1 CSWGRD), (IMAINM(19), CAWCRC), (IMAINM(21), EXNPSW), (IMAINM(23),
1 SVCNPS), (IMAINM( 27), PRNPSW), (IMAINM( 29), MANPSW), (IMAINM( 31),
1 ICNPSW), (ISPM(25), INADR), (ISPM(25), CURPSW), (ISPM, GENREG),
1 (ISPM(17), FLPTRG), (ISPM(12), TSTORG), (IMAINM(1), INPRCT),
1 (IMAINM( 8), EXCLOC), (IMAINM(10), SVOLCC), (IMAINM(12), PROLOC),
1 (IMAINM(14), MACLOC), (IMAINM(15), IOGLOC), (IMAINM(24), EXNLOC),
1 (IMAINM(26), SVNLOC), (IMAINM( 28), PRNLOC), (IMAINM( 30), MANLOC),
1 (IMAINM( 32), ICNLOC)
LOGICAL CCEE, IRESTA
COMMON /TES/ LEVELS(4), IOUTPU(5), IPOINT(5)
COMMON/UNCOM/IFWA, IFCST, ITARG, IOPCW, IBIT, IPARS, IDATAS, IHW, MAXCOR,
1 LCCG, WPCS, TIMEC, NRCCOE, NSTAT, LBPS1, LBPS2, NULL, IONE, IT,

```

395	C	DATA 13115/32678/							
396	C	FIND CP CODE	INDEX	AND	CALL	SUBROUTINE			
397		KACR=24*25-1							
398	C	KACR IS W DEP							
399	C	INSDAT IS VECTOR W	INSTRUCTION	PARAMETERS					
400		IF(ICPCD.EC.O) GC TC 3002							
401	1000	GC TC (3002,3002,3002,4,5,6,7,8,9,10,3002,3002,3002,3002,3002,							
402		116,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,3002,3002,3002,							
403		13002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,							
404		13002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,							
405		13002,3002,3002,64,65,66,67,68,69,70,71,72,73,74,75,76,3002,78,79,							
406		180,3002,3002,3002,84,85,86,87,88,89,90,91,92,93,94,95,3002,3002,							
407		13002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,							
408		13002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,							
409		13002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,							
410		1139,141,141,142,143,144,145,146,147,148,149,150,151,152,3002,							
411		13002,3002,156,157,158,159,3002,3002,3002,3002,3002,3002,3002,3002,							
412		13002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,							
413		13002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,							
414		13002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,							
415		13002,3002,209,210,211,212,213,214,215,3002,3002,3002,3002,3002,							
416		13002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,							
417		13002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,							
418		13002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,3002,							
419	C								
420	C								
421	C								
422	C								
423	C	INSTRUCTION EXECUTION							
424	C	OP CODES 01,02,03 NOT USED							
425	C	04 IS SPM BITS 2-7 OF R1 GO TO PSM CC, PROG MASK							
426	4	ICC=ILQAC(ISPM(IMN),LBPS1,2)							
427		IPRMSK=ILOAC(ISPM(IMN),LBPS2,4)							
428		GO TC 300							
429	C	05 IS BALR							
430	5	K=INADDR							
431		INACCR=IAND(KACR,ISPM(IMN))							
432		ISPM(IMN)=K							
433		ISPM(IMN)=ISTORE(IPRMSK,ISPM(IMN),LBPS2,4)							
434		ISPM(IMN)=ISTORE(ICC,ISPM(IMN),LBPS1,2)							
435		IF(ISEGT(3).EC.O) GO TO 300							
436	3000	ICATAS=INACCR							
437		CALL BRCHK(J)							
438		GO TC 301							
439	C	06 BCTR							
440	6	ISPM(IMN)=ISPM(IMN)-1							
441		IF(ISEGT(3).EC.O) GO TO 300							
442		IF(ISPM(IMN).EC.O) GO TO 300							
443	3001	IPCTR(IT) = IPCTR(IT)							
444		INACCR=IAND(KACR,ISPM(IMN))							
445		ICATAS=INACCR							
446		CALL BRCHK(J)							
447		GO TC 301							
448	C								
449	C	07 BCR							
450	7	IF(ISEGT(2).EC.O.CR.ISEGT(3).EQ.O) GO TO 300							
451	3003	IF(ISEGT(2)-1:12999,3005,3002							
452	3005	INACCR=IAND(ISPM(IMN),KACR)							
453		ICAT-S=INACCR							
454		CALL BRCHK(J)							
455		GO TC 301							

457 J=J&KCC(MASK)
458 GC TC 300,3005),J
459 3002 IERPLG=IONE
460 2598 ALL ERINS
461 RETURN
462 GC TC 3002
463 8 GC TC 3002
464 8 NCT USED, 9 NCT
465 9 GC TC 3002
466 C 10 SVC OA
467 10 K=INACOR-1
468 CALL FECHAR(K,\$301)
469 K=IDATAS
470 CALL PUSH(2,K,O,\$301)
471 FCRVAT(5115)
472 GC TC 300
473 C
474 16 LPR 10 OB -OF NOT USED
475 N=ISPM(IMN)
476 IF(IN.EQ.O) GOTO3007
477 IF(IAND(MAXNEG,N).EQ.O) GO TO 3008
478 IF(IN.LE.MAXNEG) GO TO 3019
479 ISPM(IMN)=INTNCT(N)+1
480 ICC=2
481 GC TC 300
482 ICC=0
483 SET CC 8 0
484 ISPM(IMN)= ISPM(IMN)
485 GO TO 300
486 ICC=2
487 SET CC 2 CRT 0
488 GO TC 3009
489 C
490 17 LNR 11
491 IF(ISPM(IMN).EQ.O) GO TO 3013
492 IF(IAND(MAXNEG,ISPM(IMN)).EQ.O) GO TO 3014
493 ICC=1
494 SET CC 4 LTZ
495 ISPM(IMN)=ISPM(IMN)
496 GC TC 300
497 ICC=0
498 SET CC 8 Z
499 GC TC 3015
500 ISPM(IMN)=INTNCT(ISPM(IMN))+1
501 ICC=1
502 GC TC 300
503 C
504 C
505 18 LTR 12
506 ISPM(IMN)=ISPM(IMN)
507 IF(ISPM(IMN).EQ.O) GO TC 3017
508 IF(IAND(MAXNEG,ISPM(IMN)).EQ.O) GO TO 3018
509 ICC=1
510 GC TC 300
511 ICC=0
512 GC TC 300
513 ICC=2
514 GC TC 300
515 C
516 19 LCR 13
517 ISPM(IMN)=INTNCT(ISPM(IMN))+1
518 IF(ISPM(IMN).EQ.O) GO TO 3026
519 IF(IAND(MAXNEG,ISPM(IMN)).EQ.O) GO TO 3027

526 C SET CC 4 LTZ
527 GO TC 300
528 3023 ICC=2
529 C SET CC 2 GRIZ
530 GO TC 300
531 C
532 C
533 C
534 20 NR 14
535 L=ISPM(IMN)
536 M=ISPM(IMN)
537 ISPM(IMN)=IANC(L,M)
538 3027 IF(ISPM(IMN).EQ.Q) GO TO 3026
539 3025 ICC=1
540 GO TC 300
541 3026 ICC=0
542 C SET CC 8 Z
543 GO TC 300
544 C
545 C
546 21 CLR 15
547 IF(ISPM(IMN).EC.ISPM(IMN)) GO TO 2901
548 IF(ISPM(IMN).LT.ISPM(IMN)) GO TO 2900
549 GO TO 2902
550 2901 CCNTINUE
551 ICC=0
552 GO TC 300
553 2900 ICC=1
554 GO TO 300
555 2902 ICC=2
556 GO TC 300
557 C 22 OR 16
558 C
559 22 L=ISPM(IMN)
560 M=ISPM(IMN)
561 ISPM(IMN)= ICR(L,M)
562 3028 GO TO 3027
563 C
564 C
565 23 XR 17
566 L=ISPM(IMN)
567 M=ISPM(IMN)
568 ISPM(IMN)= IER(L,M)
569 GO TO 3027
570 C
571 C
572 C
573 24 LR 18
574 ISPM(IMN)=ISPM(IMN)
575 GO TC 300
576 C
577 C
578 C
579 25 CR 19
580 N=ISPM(IMN)
581 M=ISPM(IMN)
582 K=ITWIS(M)
583 N=ITWIS(M)
584 IF(M.GT.N) GO TC 3031
585 IF(M.EQ.N) GO TC 3030
586 3029 ICC=1
587 SET CC 4 1ST CP LC
588 GO TC 300

```

589 C SET CC 18 EC
590 GC TO 300
591 3031 CC=2
592 C ET CC 2 1ST OP HI
593 GC TO 300
594 C
595 C
596 26 AR 1A
597 K=ISPM(IMN)
598 ICATAS=ISPM(IMN)
599 L=ITWISM(K)+ITWISM(ICATAS)
600 CALL IVERFL(L,J)
601 ISPM(IMN)=ISMTWC(L)
602 GC TO (3032,3033),J
603 3032 ICC=3
604 J=1 C/F
605 CALL PUSH(2,8,0,$30C)
606 GC TO 300
607 3033 IF(ISPM(IMN).EQ.0) GO TO 3035
608 IF(ICAND(MAXNEG,ISPM(IMN)).EQ.0) GO TO 3036
609 3034 ICC=1
610 GC TO 300
611 3035 ICC=0
612 GC TO 300
613 3036 ICC=2
614 GC TO 300
615 C
616 27 SR 1B
617 K=ISPM(IMN)
618 M=ISPM(IMN)
619 L=ITWISM(K)-ITWISM(M)
620 ICATAS=INTNOT(M)+1
621 CALL IVERFL(L,J)
622 ISPM(IMN)=ISMTWC(L)
623 GC TO (3037,3033),J
624 3037 ICC=3
625 CALL PUSH(2,8,0,$30C)
626 GC TO 300
627 C
628 C
629 C
630 28 MR 1C
631 J=MOD(IISGTA(2),2)
632 GC TO (3058,3042),J
633 3042 CALL PUSH(2,6,0,$3002)
634 GC TO 300
635 C***** INITIALIZE CONSTANTS *****
636 3058 ISK=0
637 INTD=IHST-ITARG
638 IML=IMN+1
639 C***** READ MULTIPLICAND 0 CONVERT IF NECESSARY *****
640 ICAND=ISPM(IML)
641 IF (IISGTA(1).EQ.76) ICAND=ISPM(IMN)
642 IF (ICAND.LT.MAXNEG) GO TO 510
643 ISK=ISK+1
644 ICAND=ICAND+1
645 ICAND=ICAND+1
646 C***** READ MULTIPLIER 0 CONVERT IF NECESSARY *****
647 510 IF (IISGTA(1).EQ.28) IIER=ISPM(IMN)
648 IF (IISGTA(1).EQ.92) IIER=ICPRND(1)
649 IF (IISGTA(1).EQ.76) IIER=ICATAS

```

```

658 .IER=IER+1
659 C**** INITIALIZE PARAMETERS FOR ITERATIVE MULTIPLICATION *****
660 511 IPRR=0
661 IMAR=0
662 IF ((ICANC.EQ.0).OR.(IER.EQ.0)) GO TO 500
663 INB=4
664 IKEY=0
665 IC=ITARG/4
666 IF ((ISEGTA(1)).EQ.76) IC=ITARG/8
667 C**** ITERATIVE 4-BIT MULTIPLICATION *****
668 DO 501 I=1,IC
669 IKEY=ILCADI(IER,INB,4)
670 IPRR=IPRR+IKEY*ICANC
671 IMAR=ISTORE(IPRR,IMAR,INB,4)
672 IPRR=IPRR/16
673 INB=INB+4
674 501 CONTINUE
675 C**** CONVERT PRODUCT IF NECESSARY *****
676 IF ((ISEGTA(1)).EQ.76) GO TO 513
677 IF ((ISK.NE.1) GO TO 500
678 IPRR=ICOMP(IIPRR,ITARG,ITARG)
679 IF ((IMAR.NE.0) GO TO 503
680 IPRR=IPRR+1
681 GO TO 500
682 503 IMAR=ICOMP(IMAR,ITARG,ITARG)
683 IMAR=IMAR+1
684 C**** STORE PRODUCT IN SPM 0 RETURN TO MAINLINE *****
685 500 ISPM(IMN)=IPRR
686 IF ((ISEGTA(1)).EQ.76) GO TO 300
687 ISPM(IML)=IMAR
688 GO TO 300
689 513 IF ((ISK.NE.1).CR.(IMAR.EQ.0)) GO TO 514
690 IMAR=ICOMP(IMAR,IPW,IPW)
691 IMAR=IMAR+1
692 514 ISPM(IMN)=IMAR
693 GO TO 500
694
695 C
696 C
697 29 J=VOC(ISEGTA(2),2)
698 J=J+1
699 GO TO (4001,4002),J
700 4002 CALL PUSH(2,6,0,$30C2)
701 GO TO 300
702 C**** INITIALIZE CONSTANTS C READ DIVIDEND *****
703 4001 IML=IMN+1
704 ISSK=0
705 IOSK=0
706 IHTD=IHCST-ITARG
707 ICUC=0
708 IPR=0
709 IOENC=ISPM(IMN)
710 IOENC1=ISPM(IML)
711 C**** READ DIVISOR 0 CONVERT IF NECESSARY *****
712 IF ((ISEGTA(1)).EQ.29) ISOR=ISPM(IMN)
713 IF ((ISEGTA(1)).EQ.93) ISOR=IOPRND(1)
714 IF ((ISCR.LT.MAXNEG) GO TO 1501
715 ISSK=1
716 ISCR=ICOMP(ISCR,ITARG,ITARG)
717 ISCR=ISCR+1
718 C**** CONVERT DIVIDEND IF NECESSARY *****
719 1501 IF ((ICEND.LT.MAXNEG) GO TO 502
720 IOSK=1

```

```

721 IDEND=ICOMP1(ICEND1,ITARG,ITARG)
722 ICEND1=ICEND1+1
723 ICEND=ICOMP1(ICEND,ITARG,ITARG)
724 IF (ICEND1.EQ.0) ICEND=ICEND+1
725 302 ISK=ISCK+ISSK
726 C**** CHECK FOR FIXED-POINT DIVIDE EXCEPTION *****
727 IF (ICEND.EQ.MAXNEG) GO TO 1510
728 IPR=ICEND-ISCR
729 IF (IPR.GE.0) GO TO 1510
730 ICEND=2*ICEND
731 IPR=ILCAU(ICEND1,ITARG,1)
732 IF (IPR.EQ.1) ICEND=ICEND+1
733 IPR=ICEND-ISCR
734 IF (IPR.GE.0) GO TO 1510
735 C**** PERFORM ITERATIVE DIVISION *****
736 K=ITARG-1
737 IPR=ICEND
738 DO 505 I=1,K
739 IPR=2*IPR
740 KK=ITARG-1
741 IPR=ILCAC(ICEND1,KK,1)
742 IF (IPR.EQ.1) IPR=IPR+1
743 IF (IPR-ISCR) 505,506,506
744 IPR=IPR-ISCR
745 506 IQU=ICOMP1(IQU,KK,1)
746 505 CONTINUE
747 C**** CONVERT PRODUCT AND QUOTIENT IF NECESSARY 0 STORE IN SPM *****
748 IF ((ISK.NE.1).OR.(IQU.EQ.0)) GO TO 507
749 IQU=ICOMP1(IQU,ITARG,ITARG)
750 IQU=ICU0+1
751 507 ISPM(IML)=IQU
752 IF ((ISK.EQ.0).OR.(IPR.EQ.0)) GO TO 508
753 IPR=ICOMP1(IPR,ITARG,ITARG)
754 IPR=IPR+1
755 508 ISPM(IMN)=IPR
756 GO TO 300
757 C**** CALL INTERRUPT FOR FIXED-POINT DIVIDE EXCEPTION *****
758 1510 CALL PUSH(2,9,0,$300)
759 GO TO 300
760 C
761 20 ALR 1E
762 L=ISPM(IMN)+ISPM(IMN)
763 ICATAS=ISPM(IMN)
764 GO TO 3112
765 C
766 C
767 C
768 31 SLR 1F
769 K=ISPM(IMN)
770 L=ISPM(IMN)+INTNCT(K)+1
771 ICATAS=INTNCT(K)+1
772 N=IOVRFL(L,J)
773 ISPM(IMN)=IAND(MAXBIT,L)
774 GO TO (3107,3108),J
775 3107 IF(ISPM(IMN).EQ.0) GO TO 3111
776 3109 ICC=3
777 GO TO 300
778 3108 IF(ISPM(IMN).NE.0) GO TO 3110
779 ICC=2
780 GO TO 300
781 3111 ICC=2

```



```

791 ISPM(IMM)=0
792 ISPM(IMM)=JLCAD(IADR(1),24,24)
793 GO TO 300
794 C 66 STC 42
795 66 K=IADR(1)
796 IDATAS=ISPM(IMM)
797 CALL STCRCH(K,$301)
798 GO TO 300
799 C 67 IC 43
800 67 K=IADR(1)
801 CALL FECHWR(K,$301)
802 K=ISTCRE(ICATAS,ISPM(IMM),8,8)
803 GO TO 300
804 68 GO TO 3002
805 C 69 HAL 45
806 69 ISPM(IMM)=INACCR
807 ISPM(IMM)=ISTORE(IPRMSK,ISPM(IMM),LBPS2,4)
808 ISPM(IMM)=ISTORE(ICC,ISPM(IMM),LBPS1,2)
809 INACCR=IAND(IADR(1),KADR)
810 IDATAS=INACCR
811 CALL BRCHK(J)
812 GO TO 301,301),J
813
814
815 70 46
816 M=ISPM(IMM)
817 ISPM(IMM)=SMTN(IITWISM(M)-1)
818 IF(IIS...EQ.0) GO TO 300
819 INACCR=IAND(IADR(1),KADR)
820 IDATAS=INACCR
821 CALL BRCHK(J)
822 GO TO 301,301),J
823 C
824 C
825 C
826 71 M=ISEGTA(2)
827 IF(M.GT.15.GR.M.LT.0) GO TO 3002
828 IF(M.EQ.15) GO TO 3200
829 IF(M.EQ.0) GO TO 300
830 MASK VALUE 15
831 MASK=ISEGTA(2)
832 J=JEKCC(MASK)
833 GO TO ( 300 ,3200 ) ,J
834 J=2 MATCH J=1 NG
835 C
836 C
837 48 72 LF
838 K=IADR(1)
839 CALL FECHWR(K,$301)
840 ISPM(IMM)=IDATAS
841 IF(IAND(IIT15,IDATAS).GT.0) GO TO 3205
842 GO TO 300
843 M=MAXBIT
844 K=ISTORE(" ,ISPM(IMM),ITARG,IHW)
845 GO TO 300
846 C 73 CF 49
847 73 K=IADR(1)
848 CALL FECHWR(K,$301)
849 L=MAXBIT
850 IF(IAND(IIT15,IDATAS).GT.0) GO TO 3207
851 N=IDATAS

```

853		N=ISPM(IMM)	
854		K=ISTORE(L,M,ITARG,IHW)	
855		GO TO 3047	
856	3207	=ISTORE(L,ICATAS,ITARG,IHW)	
857		GO TO 3206	
858	3208	M=ISPM(IMM)	
859		GO TO 3047	
860	C	74 AH 4A	
861	74	K=IADR(1)	
862		CALL FECHHW(K,\$301)	
863		K=0	
864		IF(IAND(IIDATAS,IBIT15).EQ.0) GO TO 3209	
865		K=MAXBIT	
866	3209	K=ISTORE(ILGAC(ICATAS,IHW,IHW),K,IHW,IHW)	
867		M=ISPM(IMM)	
868		L=ITWISM(M)+ITWISM(K)	
869	3212	CALL IVERFM(L,J)	
870		ISPM(IMM)=ISMTWC(L)	
871		GO TO (3037,3033),J	
872	C	75 SH 4B	
873	75	K=IADR(1)	
874		CALL FECHHW (K,\$301)	
875		K=0	
876		IF(IAND(IIDATAS,IBIT15).EQ.0) GO TO 3213	
877		K=MAXBIT	
878	3213	K=ISTORE(ILOADC(ICATAS,IHW,IHW),K,IHW,IHW)	
879		M=ISPM(IMM)	
880		L=ITWISM(M)+INTNOT(K)+1	
881		GO TO 3212	
882	C		
883	C	76 MH 4C	
884	76	GO TO 3058	
885	C		
886	C	80 ST 50	
887	78	GO TO 3002	
889	79	GO TO 3002	
889	80	ICATAS=ISPM(IMM)	
890		K=IADR(1)	
891		CALL STURFW(K,\$301)	
892		GO TO 300	
893	C		
894	C	84 N 54	
895	84	ISPM(IMM)=IAND(ISPM(IMM),ICPRND(1))	
896	3310	IF(ISPM(IMM).EQ.0) GO TO 3301	
897	3300	ICC=1	
898		GO TO 300	
899	3301	ICC=0	
900		GO TO 300	
901	C		
902	C		
903	C	85 CL 55	
904	85	IF(ISPM(IMM).EQ.ICPRND(1)) GO TO 2901	
905		IF(ISPM(IMM).LT.ICPRND(1)) GO TO 2900	
906		GO TO 2902	
907	C		
908	C		
909	C		
910	86	ISPM(IMM)=ICR(ISPM(IMM),ICPRND(1))	
911		GO TO 3310	
912	C		
913	C		

922	C				
923	C				
924	C	89	C	59	
925	89	N=ICPRNC(1)			
926		M=ISPM(IMM)			
927		GC TC 3047			
928	C				
929	C				
930	C				
931	C				
932	90	90	A	5A	
933		ICATAS=ICPRNC(1)			
934		K=ISPM(IMM)			
935		L=ITWTSM(K)+ITWTSM(ICATAS)			
936		CALL IVERFL(L,J)			
937		ISPM(IMM)=ISMTWC(L)			
938		GC TC (3037,3033),J			
939	C				
940	C				
941	91	91	S	58	
942		ICATAS=ICPRNC(1)			
943		K=ISPM(IMM)			
944		L=ITWTSM(K)-ITWTSM(ICATAS)			
945		ICATAS=INTNOT(ICATAS)+1			
946		CALL IVERFL(L,J)			
947		ISPM(IMM)=ISMTWO(L)			
948		GO TO 3222			
949	C				
950	C				
951	C	92	M	5C	
952		GO TO 28			
953	C				
954	C				
955	C	93	C	5C	
956		GO TO 29			
957	C				
958	C				
959	C				
960	C	94	ALR	5E	
961	94	L=ISPM(IMM)+ICPRNC(1)			
962		ICATAS=ICPRNC(1)			
963		GC TC 3112			
964	C	95	SLR	5F	
965	95	K=ICPRNC(1)			
966		L=ISPM(IMM)+INTNOT(K)+1			
967		ICATAS=INTNOT(K)+1			
968		GO TO 3112			
969	C	128	SSM	80	
970	128	K=IADR(1)			
971		IF(IAND(IAMP,IBIT).GT.0) GO TO 3263			
972		CALL FECHAR(K,\$301)			
973		ISYSMK=ICATAS			
974		GC TC 300			
975	C	130	LPSW	82	
976	130	K=IADR(1)			
977		IF(IAND(K,7).NE.0) GO TO 3264			
978	C	CHECK PROBLEM STATE			
979		IF(IAND(IAMP,IBIT).GT.0) GO TO 3263			
980		J=ISPP(MIN)			
981	C	CHECK I/O CHANNEL TRC			
982	C	CHECK WAIT STATE			
983		IF(IAND(IAMP,2).EQ.0) GO TO 300			

LINE	CODE	TEXT	WAIT STATE
985		GO TO 300	
986	1001	FORMAT(16H	
987	3264	ERFLG=5	
988		C TO 2998	
989	3263	IERFLG=2	
990		GO TO 2998	
991	131	GO TO 3002	
992	C		
993	C	132 WRC 84	
994	132	GO TO 3002	
995	C	NCT DEFINED	
996	C		
997	C	133 RCD 85	
998	133	GO TO 3002	
999	C	NCT DEFINED	
1000	C	134 BXH 86	
1001	134	M=ISPM(IMM)	
1002		N=ISPM(IMN)	
1003		IRSUM=ITWTSM(M)+ITWTSM(N)	
1004		IML=IMN	
1005		IMLT=((ISEGTA(3)/2)*2	
1006		IF(IMLT.EQ.ISEGTA(3)) IML=IML+1	
1007		IRC=ITWTSM(ISPM(IML))	
1008		IF(IMM.EQ.IML) IRSUM=IRSUM-ITWTSM(N)	
1009		IF(IRSUM.GT.IRC) INACCR=IACR(1)	
1010		ISPM(IMM)=ISMTWC(IRSUM)	
1011		IF(IMM.EQ.IML) ISPM(IMM)=ISMTWO(ITWTSM(M)+ITWTSM(N))	
1012		GO TO 301	
1013	C	135 BXLE 87	
1014	135	M=ISPM(IMM)	
1015		N=ISPM(IMN)	
1016		IRSUM=ITWTSM(M)+ITWTSM(N)	
1017		IML=IMN	
1018		IMLT=((ISEGTA(3)/2)*2	
1019		IF(IMLT.EQ.ISEGTA(3)) IML=IML+1	
1020		IRC=ITWTSM(ISPM(IML))	
1021		IF(IMM.EQ.IML) IRSUM=IRSUM-ITWTSM(N)	
1022		IF(IRSUM.LE.IRC) INACCR=IACR(1)	
1023		ISPM(IMM)=ISMTWC(IRSUM)	
1024		IF(IMM.EQ.IML) ISPM(IMM)=ISMTWO(ITWTSM(M)+ITWTSM(N))	
1025		GO TO 301	
1026	C	136 SRL 88	
1027	136	I=ISHADR(K)	
1028		IF(I.GT.31) GO TO 3231	
1029		K=ITARG-I	
1030		M=NULL	
1031		M=ILCAD(ISPM(IMM),ITARG,K)	
1032		ISPM(IMM)=M	
1033		GO TO 300	
1034	C		
1035	C	137 SLL 89	
1036	137	I=ISHADR(K)	
1037		IF(I.GT.31) GO TO 3231	
1038		L=NULL	
1039		M=ITARG-I	
1040		ISPM(IMM)=ISTORE(ISPM(IMM),L,ITARG,M)	
1041		GO TO 300	
1042	1231	ISPM(IMM)=NULL	
1043		GO TO 300	
1044	C		
1045	C	139 SRA 8A	
1046	139	I=ISHADR(K)	

1057		IF(IISPM(IMM).EQ.0) GO TO 3017
1058		ICC=2
1059		GO TO 300
1060	3229	IF(IAND(IISPM(IMM),MAXNEG).GT.0) GO TO 3230
1061		IISPM(IMM)=NULL
1062		GO TO 3017
1063	3230	IISPM(IMM)=MAXBIT
1064		GO TO 3016
1065	C	139 SLA 8B
1066	139	I=ISHADR(K)
1067		IF(I.GE.31) GO TO 3232
1068		L=0
1069		M=ITARG-I-1
1070		K=ITARG-I
1071		J=0
1072		J=ISTCRE(IISPM(IMM),L,K,M)
1073		N=NULL
1074		M=0
1075	3224	IF(IAND(IISPM(IMM),MAXNEG).GT.0) GO TO 3228
1076	3234	M=ISTCRE(ILCADC(IISPM(IMM),K,I),M,K,I)
1077		IISPM(IMM)=J
1078	3261	IF(IER(M,N).EQ.0) GO TO 3225
1079	C	O/F
1080		ICC=3
1081		CALL PUSH(2,8,0,\$300)
1082		GO TO 300
1083	3228	M=MAXBIT
1084		N=M
1085		J=IOR(J,MAXNEG)
1086		GO TO 3224
1087	3225	IF(IISPM(IMM).EQ.0) GO TO 3017
1088	C	NC C/F
1089		IF(IAND(IISPM(IMM),MAXNEG).GT.0) GO TO 3016
1090		ICC=2
1091		GO TO 300
1092		M=IISPM(IMM)
1093	3232	IF(IAND(MAXNEG,IISPM(IMM)).GT.0) GO TO 3233
1094		IISPM(IMM)=NULL
1095		N=NULL
1096		GO TO 3261
1097	3233	IISPM(IMM)=MAXNEG
1098		N=MAXBIT
1099		GO TO 3261
1100		SRDL 140
1101	140	I=ISHADR(K)
1102		M=NULL
1103		IF(I.GT.31) GO TO 3060
1104		M=ITARG-I
1105		M=ILCADC(IISPM(IMM+1),ITARG,M)
1106		IISPM(IMM+1)=ISTCRE(M,IISPM(IMM+1),I,ITARG)
1107		M=0
1108		IISPM(IMM)=ILCADC(IISPM(IMM),ITARG,M)
1109		GO TO 300
1110	3060	LL=64-I
1111		IISPM(IMM+1)=ISTCRE(IISPM(IMM),MM,LL,LL)
1112		IISPM(IMM)=NULL
1113		GO TO 300
1114	C	SLDL 141
1115	141	I=ISHADR(K)
1116		M=NULL

```

1117 M=ITARG-1
1118 ISPM(IMM)=ISTCRE(ISPM(IMM),MM,ITARG,M)
1119 ISPM(IMM)=ILCAC(ISPM(IMM+1),ITARG,I)
1120 M=NULL
1121 ISPM(IMM+1)=ISTCRE(ISPM(IMM+1),MM,ITARG,M)
1122 GO TO 300
1123 LL=64-1
1124 ISPM(IMM)=ISTORE(ISPM(IMM+1),MM,ITARG,LL)
1125 ISPM(IMM+1)=NULL
1126 GO TO 300
1127 SRC= 142
1128 I=ISHADRIK
1129 IF(IAND(ISPM(IMM),MAXNEG).GT.NULL) GO TO 3062
1130 MN=NULL
1131 IF(I.EQ.NULL) GO TO 3064
1132 MM=MN
1133 K=ITARG-1-1
1134 M=ITARG-1
1135 IA=ITARG-1
1136 IF(I.GT.31) GO TO 3065
1137 MM=ILCAC(ISPM(IMM+1),ITARG,IA)
1138 ISPM(IMM+1)=ISTCRE(MM,ISPM(IMM+1),ITARG,I)
1139 MM=MN
1140 MM=ILCAC(ISPM(IMM),M,K)
1141 ISPM(IMM)=MM
1142 IF(IAND(ISPM(IMM),MAXNEG).GT.NULL) GO TO 3062
1143 IF(ISPM(IMM).EQ.NULL.AND.ISPM(IMM+1).EQ.NULL) ICC=0
1144 IF(IAND(ISPM(IMM),MAXNEG).EQ.NULL) ICC=2
1145 GO TO 300
1146 MN=MAXBIT
1147 ICC=1
1148 GO TO 3063
1149 LL=63-1
1150 ISPM(IMM+1)=MN
1151 ISPM(IMM+1)=ILCAC(ISPM(IMM),M,LL)
1152 ISPM(IMM)=MN
1153 GO TO 3064
1154 SRC= 143
1155 I=ISHADRIK
1156 IF(IAND(ISPM(IMM),MAXNEG).GT.NULL) GO TO 3066
1157 MN=NULL
1158 IF(I.EQ.NULL) GO TO 3067
1159 MM=MN
1160 TSTORG(1)=MN
1161 TSTORG(2)=MN
1162 IF(I.GT.31) GO TO 3068
1163 K=ITARG-1-1
1164 M=ITARG-1
1165 IA=ITARG-1
1166 TSTORG(1)=ILCAC(ISPM(IMM),M,I)
1167 ISPM(IMM)=ISTCRE(ISPM(IMM),MM,M,K)
1168 ISPM(IMM)=ILCAC(ISPM(IMM+1),ITARG,I)
1169 MM=MN
1170 ISPM(IMM+1)=ISTCRE(ISPM(IMM+1),MM,ITARG,IA)
1171 IF(IAND(ISPM(IMM),MAXNEG).GT.NULL) GO TO 3069
1172 IF(IER(TSTORG(1),MN).EQ.NULL) GO TO 3067
1173 C/F
1174 ICC=3
1175 CALL PUSH(2,8,0,300)
1176 GO TO 300
1177 MN=MAXNEG-1
3065
3066
3067
3068
3069

```

```

1180 ISPM(IMN)=ISICRE(ISPM(IMN+1),MM,M,LL)
1187 ISPM(IMN+1)=NULL
1188 GO TO 3071
1189 MN=MAXBIT
3066
1190 ICC=1
1191 GC TC 3070
1192 C 144 STM 90
1193 144 K=IADR(1)
1194 IF(IMN.GT.IMN) GC TC 3075
1195 CC 3059 J=IMN,IMN
1196 IDATAS=ISPM(J)
1197 CALL STCRFH(K,$301)
1198 K=K+4
1199 GC TC 300
1200 3075 CC 3073 J=IMN,16
1201 IDATAS=ISPM(J)
1202 CALL STCRFH(K,$301)
1203 K=K+4
1204 L=IMN-1
1205 DO 3074 J=1,L
1206 IDATAS=ISPM(J)
1207 CALL STCRFH(K,$301)
1208 3074 K=K+4
1209 GC TC 300
1210 C 145 TM 91
1211 145 K=IADR(1)
1212 CALL FECHAR(K,$301)
1213 IF(ISEGTA(14),3002,3049,3050)
1214 L=ISEGTA(14)
1215 M=IER(L,ICATAS)
1216 IF (M) 3002,3051,3052
1217 ICC=0
1218 GC TC 300
1219 3051 ICC=3
1220 GO TO 300
1221 3052 ICC=1
1222 GC TC 300
1223 C 146 MVI 92
1224 146 K=IADR(1)
1225 IDATAS=ISEGTA(14)
1226 CALL STCRCH(K,$301)
1227 GC TC 300
1228 C 147 TS 93
1229 147 K=IADR(1)
1230 CALL FECHAR(K,$300)
1231 ICC=IAND(IDATAS,128)
1232 IDATAS=255
1233 CALL STCRCH(K,$300)
1234 GC TC 300
1235 C 148 NI 94
1236 148 L=ISEGTA(14)
1237 K=IADR(1)
1238 CALL FECHAR(K,$301)
1239 IDATAS=IAND(L,ICATAS)
1240 CALL STCRCH(K,$301)
1241 IF(ICATAS,3025,3026,3025)
1242 C 149 CLI 95
1243 149 L=ISEGTA(14)
1244 K=IADR(1)
1245 CALL FECHAR(K,$301)
1246 M=IDATAS
1247 GC TC 3047

```

1249	L=ISEGTA(14)
1250	K=IADR(1)
1251	ALL FECHAR(K,\$301)
1252	DATAS=ICR(L,ICATAS)
1253	CALL STORCH(K,\$301)
1254	IF(ICATAS)3025,3026,3025
1255	151 XI 57
1256	L=ISEGTA(14)
1257	K=IADR(1)
1258	CALL FECHAR(K,\$301)
1259	ICATAS=IER(L,ICATAS)
1260	CALL STORCH(K,\$301)
1261	IF(ICATAS)3025,3026,3025
1262	152 LM 98
1263	K=IADR(1)
1264	IF(IMM.GT.IMN) GC TC 3053
1265	DC 3055 J=IMM,IMN
1266	CALL FECHFNIK,\$301)
1267	ISPM(J)=ICATAS
1268	K=K+4
1269	GC TC 300
1270	CO 3056 J=IMM,16
1271	CALL FECHFNIK,\$301)
1272	ISPM(J)=IDATAS
1273	K=K+4
1274	L=IMM-1
1275	CO 3057 J=1,1
1276	CALL FECHFNIK,\$301)
1277	ISPM(J)=IDATAS
1278	K=K+4
1279	GC TC 300
1280	C
1281	156 SIG 9C
1282	GO TC 3002
1283	GO TO 3002
1284	GO TO 3002
1285	GO TC 3002
1286	C SIG NOT DEFINED
1287	C HIC NOT DEFINED 9E
1288	158 SIG
1289	GO TC 3002
1290	C 210 MVC C2
1291	K=IADR(1)
1292	L=IADR(2)
1293	M=ISEGTA(14)+16+ISEGTA(15)
1294	IF(M.LT.D.CR.M.GT.255) GO TO 3002
1295	DC 3400 I=1,M
1296	CALL FECHAR(L,\$301)
1297	CALL STORCH (K,\$301)
1298	K=K+1
1299	L=L+1
1300	GO TC 300
1301	GC TC 3002
1302	N=1
1303	N=ISLCE(N)
1304	GC TC 300
1305	GC TC 3002
1306	N=2
1307	N=ISLCE(N)
1308	GC TC 300
1309	N=3
1310	N=ISLCE(N)


```

1318 EQUIVALENCE (ISPM(25),INACDR)
1319 LOGICAL CSLAE,IREST
1320 COMMON /TES/ LEVELS(4),IOUTPU(5),IPOINT(5)
1321 COMMON/UNCON/IFWA,IPOST,ITARG,IOPCW,I8IT,IPARS,IDATAS,IHW,MAXCOR,
1322 1 LCCG,MPCS,TIMBG,NRCODE,NSTAT,LBPS1,LBPS2,NULL,IONE,I,T,
1323 1CSLAE,ILC,INTCDE,ICOUNT,EXTIME,TIMLIM,
1324 1IWN,IWN,IERFLG,IRESTA,
1325 1LOBOUN,JIBOUN,MONE,IFETC
1326 1,MAXNEG,MAXBIT
1327 1,COMMON /UARRAY/ ISECTA(20),TIME(10),CLASS(10),INSDAT(256,5),
1328 1INSPAR(5,20),IPCTR(5),IPPCTR(5),ISGCD(5,20),IADR(3),ISPM(64),
1329 1IHALFW(6),ISTACK(5,6),IMAINM(4096)
1330 COMMON /CVAR/ICPCO(255),ITCNTR,IOFFST,IOPRND(3),ISTAT
1331 IF(IDATAS.GT.MAXCOR.OR.ICATAS.LT.C) GO TO 20
1332 J=1
1333 RETURN
1334 20 CALL PUSH(2,5,0,$301)
1335 301 J=2
1336 IERFLG=14
1337 RETURN
1338 ENC
1339 $IBFIC CCR007 DECK
1340 SUBROUTINE STORFW(ICADR,*)
1341 COMMON /TES/ LEVELS(4),IOUTPU(5),IPOINT(5)
1342 COMMON/UNCON/IFWA,IPOST,ITARG,IOPCW,I8IT,IPARS,IDATAS,IHW,MAXCOR,
1343 1 LCCG,MPCS,TIMBG,NRCODE,NSTAT,LBPS1,LBPS2,NULL,IONE,I,T,
1344 1CSLAE,ILC,INTCDE,ICOUNT,EXTIME,TIMLIM,
1345 1IWN,IWN,IERFLG,IRESTA,
1346 1LOBOUN,JIBOUN,MONE,IFETC
1347 1,MAXNEG,MAXBIT
1348 1,COMMON /UARRAY/ ISECTA(20),TIME(10),CLASS(10),INSDAT(256,5),
1349 1INSPAR(5,20),IPCTR(5),IPPCTR(5),ISGCD(5,20),IADR(3),ISPM(64),
1350 1IHALFW(6),ISTACK(5,6),IMAINM(4096)
1351 COMMON /CVAR/ICPCO(255),ITCNTR,IOFFST,IOPRND(3),ISTAT
1352 LOGICAL IFETC,OSLAE,GITMO
1353 GITMO=.FALSE.
1354 K=IDADR/2
1355 I=MOD(K,2)
1356 K=ICADR/4+1
1357 I=I+1
1358 GC TC (1000,1001),I
1359 1000 E, 1001 C
1360 1000 IMAINM(K)=ILCAC(ICATAS,ITARG,ITARG)
1361 1040 IF(GITMO) GC TC 1041
1362 RETURN
1363 1041 GITMO=.FALSE.
1364 K=K+1
1365 GC TC 1020
1366 1001 GITMO=.TRUE.
1367 I=ITARG
1368 L=IHW
1369 IF(IEND(IMAINM(K),MAXBIT)
1370 IMAINM(K)=ISTORE(ILCAC(ICATAS,I,IHW),I,L,IHW)
1371 GC TC 1040
1372 ENTRY STORFW(ICADR,*)
1373 GITMO=.FALSE.
1374 K=ICADR/2
1375 I=MOD(K,2)
1376 I=I+1
1377 K=IDADR/4+1
1378 GC TC (1000,1003),I
1379 1003 E, 1002 C

```

```

1381 L=I*ERG
1382 GC TO 1002
1383 NTRY STCRCH(ICADR,*)
1384 =IDACR/4+1
1385 N=ITARG-IANC(ICADR,3)*8
1386 IDATAS=ILCAC(IMAINM(K),N,8)
1387 RETURN
1388 I=IHW
1389 L=IHW
1390 GC TO 1002
1391 ENC
1392 $18FTC CCR008 DECK
1393 SUBROUTINE INITLZ
1394 LOGICAL TESTQ1
1395 INTEGER IBUF(80)
1396 COMMON/BUF1/ IBUF
1397 DATA M1/C7160606060/
1398 C
1399 7094 CEP
1400 INTEGER EXCPSW(4),SVCOPS(4),PROPSW(4),MAOPSW(4),IOOPSW(4),
1401 ICWORC(4),CAWORC(4),EXNPSW(4),SVCNPS(4),PRNPSW(4),MANPSW(4),
1402 1 EXOLCC,SVOLCC,PROLCC,EXNLOC,SVNLOC,PRNLOC,
1403 1IONPSW(4),CURPSW(4),GENREG(16), TSTORG(10)
1404 DIMENSION FLPTRG(8)
1405 EQUIVALENCE(IMAINM(1),INIPSW),(IMAINM(3),INCCW1),(IMAINM( 5),
1406 1 INCCW2),(IMAINM( 7),EXCPSW),(IMAINM( 9),SVCOPS),(IMAINM(11),
1407 1 PROPSW),(IMAINM(13),MACPSW),(IMAINM(15),IOOPSW),(IMAINM(17),
1408 1 CSWORC),(IMAINM(19),CAWORC),(IMAINM(23),EXNPSW),(IMAINM(25),
1409 1 SVCNPS),(IMAINM( 27),PRNPSW),(IMAINM( 29),MANPSW),(IMAINM( 31),
1410 1 ICNPSW),(ISPM(25),INACCR),(ISPM(25),CURPSW),(ISPM,GENREG),
1411 1 (ISPM(17),FLPTRG),(ISPM(23),TSTORG),(IMAINM(1),INPRCT),
1412 1 (IMAINM( 8),EXCLOC),(IMAINM(10),SVOLCC),(IMAINM(12),PROLCC),
1413 1 (IMAINM(14),MACLOC),(IMAINM(15),IOOLCC),(IMAINM(24),EXNLOC),
1414 1 (IMAINM(26),SVNLOC),(IMAINM( 28),PRNLOC),(IMAINM( 30),MANLOC),
1415 1 (IMAINM( 32),ICNLOC)
1416 EQUIVALENCE (ISPM(25),INACCR)
1417 LOGICAL GSLAE,IRESTA
1418 COMMON /TES/ LEVELS(4),IOUTPUT(5),IPOINT(5)
1419 COMMON/UNCON/IFW4,IPOST,ITARG,IOPCN,I8IT,IPARS,IDATAS,IHW,MAXCOR,
1420 1 LCCG,MPCS,TIMEC,NRCODE,NSTAT,LBPS1,LBPS2,NULL,IONE,IT,
1421 1 CSLAE,ILC,INTCDE,ICOUNT,EXTIME,TIMLIM,
1422 1 IPI,IYN,IERFLG,IRESTA,
1423 1 LCBGUN,JIBGUN,MCNE,IFETC
1424 1,MAXNEG,MAXBIT
1425 COMMON /UARRAY/ ISEGTA(20),TIME(10),CLASS(10),INSDAT(256,5),
1426 1 INSPAR(5,20),IPCTR(5),IPPCTR(5),ISGCD(5,20),IADR(3),ISPM(64),
1427 1 IHALEW(6),ISTACK(5,6),IMAINM(4096)
1428 COMMON /CVAR/IOPCQ(255),ITCNTR,IOFFST,IOPRND(3),ISTAT
1429 LOGICAL TRACE
1430 INTEGER CHALL8
1431 DATA CHALL8/4294967295/
1432 COMMON/TR/ TRACE,FTRACE,TITRAC,TRTI,TSTRT,TSTPT,KTRACE
1433 ICCOUNT=0
1434 C
1435 GENERAL REGISTER CFFSET
1436 LCCG=1
1437 IERFLG=0
1438 MAXCCR=32769
1439 IRESTA=.FALSE.
1440 FORMAT(4I10,F16.3)
1441 EXTIME=0.
1442 TIV80=0.
1443 IPCS=IP-CST-1

```

```

1451 CALL MMCRD
1452 IOFFST=0
1453 READ 1001 , LCRGUN,JIBOUN,IFWA,INADDR,TIMLIM
1454 NRIN=0
1455 TEST 01=.FALSE.
1456 READ(10,610) (IBUF(I),I=1,72)
1457 NRIN=NRIN+1
1458 IDATAS=0
1459 DO 601 I=1,6
1460 IF (IBUF(11,EC,M1) TEST01=.TRUE.
1461 CCNTINUE
1462 IF (TEST01) GO TO 602
1463 K=JEXBIN(IBUF,1,6)+IFWA
1464 I=JEXBIN(IBUF,20,1)
1465 IDATAS=JEXBIN(IBUF,10,9)
1466 GO TO (603,604),I
1467 CALL STORHW(K,$605)
1468 GO TO 600
1469 CALL STORFW(K,$605)
1470 GO TO 600
1471 CONTINUE
1472 WRITE(6,1001) LOBOUN,JIBOUN,IFWA,INADDR,TIMLIM
1473 K=IFWA/4+1
1474 L=K+NRIN
1475 WRITE(6,1003) (I,IMAINM(I),I=K,L)
1476 FORMAT(115,C20)
1477 RETURN
1478 IERFLG=4
1479 RETURN
1480 FORMAT(80A1)
1481 END
1482 SIBFTC CCR009 DECK
1483 SURCUTINE ERINS
1484 EQUIVALENCE (ISPM(25),INADDR)
1485 LOGICAL CSLAE,IESTA
1486 LOGICAL IFETC
1487 COMMON /TES/ LEVELS(4),IOUTPU(5),IPOINT(5)
1488 COMMON/UNCON/IFWA,IPOST,ITARG,IOPCN,IBIT,IPARS,IDATAS,IHW,MAXCOR,
1489 1 LCCG,MPCS,TIMBC,NRCODE,NSTAT,LBPS1,LBPS2,NULL,IONE,IT,
1490 10SLAE,ILC,INTCCE,ICOUNT,EXTIME,TIMLIM,
1491 1IMM,IMN,IERFLG,IESTA,
1492 1LOBOUN,JIBOUN,MCNE,IFETC
1493 1,MAXNEG,MAXBIT
1494 COMMON /UARRAY/ ISEGT(20),TIME(10),CLASS(10),INSDAT(256,5),
1495 1INSPAR(5,20),IPCTR(5),IPPCTR(5),ISCD(5,20),IADR(3),ISPM(64),
1496 1IHLEFW(6),ISTACK(5,6),IMAINM(4096)
1497 COMMON /DVAR/ICPCQ(255),ITCNTR,IOFFST,IOPRND(3),ISTAT
1498 DIMENSION INICCC(13)
1499 IERFLG 1 OPERATIGN
1500 1 PRIVILEGED
1501 3 EXECUTE
1502 4 ADDRESS
1503 5 SPECIFICATION
1504 6 DATA
1505 FIX PT C/F
1506 FIX PT DIV
1507 9 EXPCN C/F
1508 10 EXCN D/F
1509 11 SIGNIFICANCE
1510 12 FL FT CHK
1511 13 MACHINE CHK

```

Line	Code	Text
1513	C	15 TIME C/F
1514	C	16 WAIT STATE
1515		WRITE(5,1)INACDR,IADR(1),IOPRND(1),IERFLG
1516	1	JMAT(2)H BAD INSTRUCTION,3017,110
1517		GO TO (10,10,10,10,10,10,10,10,10,10,10,100,100,100,
1518		1100,100,100), IERFLG
1519	10	I=INTCCG(IERFLG)
1520		CALL PUSH (2,1,C,\$300)
1521	300	RETURN
1522	100	CONTINUE
1523		RETURN
1524		DATA INTCOD/1,2,3,5,6,7,8,9,12,13,14,15,0/
1525		END
1526	\$10FTC	COROLJ DECK
1527		SUBROUTINE HALTE
1528		EQUIVALENCE (ISPM(25),INACDR)
1529		LOGICAL CSLAE,IRESA
1530		COMMON /TES/ LEVELS(4),ICUTPU(5),IPOINT(5)
1531		COMMON/UNCUN/IFWA,IHOST,ITARG,IOPCW,IBIT,IPARS,IDATAS,IHW,MAXCOR,
1532		1 LOGG,MPCS,TIMBO,NRCODE,NSTAT,LBPS1,LBPS2,NULL,IONE,IT,
1533		ICSLAE,ILC,INTCCE,ICOUNT,EXTIME,TIMLIM,
1534		IIMN,IIMN,IERFLG,IRESA,
1535		ILCBUN,JIBUN,MCNE,IFETC
1536		1,MAXNEG,MAXBIT
1537		COMMON /UARRAY/ ISEGTA(20),TIME(10),CLASS(10),INSOAT(256,5),
1538		IINSPAR(5,20),IPCTR(5),IPPCR(5),ISGCD(5,20),IADR(3),ISPM(64),
1539		IHALFW(6),ISTACK(5,6),IMAINM(4096)
1540		COMMON/OVAR/ ICPCOI(255),ITCNTR,IODEFT,IOPRND(3)
1541		K=IPCTR(IT)
1542		WRITE(6,1) IMAINM(K),K,INACDR
1543		RETURN
1544	1	FORMAT(IHO,10H HALT,3115)
1545		END
1546	\$10FTC	COROLL DECK
1547		SUBROUTINE FECHEW(IACDR,*)
1548		EQUIVALENCE IISRM(25),INACDR
1549		COMMON /TES/ LEVELS(4),ICUTPU(5),IPOINT(5)
1550		COMMON/UNCUN/IFWA,IHOST,ITARG,IOPCW,IBIT,IPARS,IDATAS,IHW,MAXCOR,
1551		1 LOGG,MPCS,TIMBO,NRCODE,NSTAT,LBPS1,LBPS2,NULL,IONE,IT,
1552		ICSLAE,ILC,INTCCE,ICOUNT,EXTIME,TIMLIM,
1553		IIMN,IIMN,IERFLG,IRESA,
1554		ILCBUN,JIBUN,MCNE,IFETC
1555		1,MAXNEG,MAXBIT
1556		COMMON /UARRAY/ ISEGTA(20),TIME(10),CLASS(10),INSOAT(256,5),
1557		IINSPAR(5,20),IPCTR(5),IPPCR(5),ISGCD(5,20),IADR(3),ISPM(64),
1558		IHALFW(6),ISTACK(5,6),IMAINM(4096)
1559		COMMON /OVAR/ ICPCOI(255),ITCNTR,IODEFT,IOPRND(3),ISTAT
1560		LOGICAL GITPC
1561		IF(ISEGTA(1)).GE.136.AND. ISEGTA(1).LE.143) RETURN
1562		MS24BR=2*25+1
1563	C	EQU KADR
1564		IDATAS=IAND(IACDR,MS24BR)
1565		CALL BRCHK(J)
1566	C	HOST DEPENDENT
1567		GO TO (1003,1004),J
1568	1003	GITMO=.FALSE.
1569		K=IADR/2
1570		I=MOD(K,2)
1571		ICADR=ICADR/4+1
1572		I=I+1
1573		IF(I.GT.2.CR.I.LT.1) GO TO 1005

```

1041  ITMU = .FALSE.
1583  MM=ITARG
1584  I=IHW
1585  ICADR=ICADR+1
1586  GC TC 1021
1587  GITMC = .TRUE.
1588  MM=IHW
1589  I=ITARG
1590  IDATAS=ISTORE( ILCAC(IPAINM(ICADR),MM,IHW),IDATAS,I,IHW)
1591  GO TC 1040
1592  ENTRY FECHW(ICADR,*)
1593  GITMC = .FALSE.
1594  K=IDADR/2
1595  L=VC(K,2)
1596  ICADR=ICADR/4+1
1597  L=L+1
1598  GO TC (1020,1022), L
1599  C 1020 ,E ,1002 C
1600  I=ITARG
1601  IDATAS=ILCAC(IPAINM(ICADR),I,IHW)
1602  RETURN
1603  I=IHW
1604  GO TC 1023
1605  ENTRY FECHW(ICADR,*)
1606  K=IDADR/4+1
1607  N=ITARG/2
1608  IDATAS=ILCAC(IPAINM(K),N,8)
1609  RETURN
1610  J=2
1611  RETURN
1612  END
1613  $IBFT CCR012 DECK
1614  FUNCTION JEKCC(MASK)
1615  C TARGET DEP
1616  C JEKCC 2, MATCH JEKCC 1 NO MATCH
1617  COMCN/UNCN/ IFWA, IHCST, ITARG, IOPCW, IRIT, IPARS, IDATAS, IHW, MAXCOR,
1618  ILOGC, MPOS, TIMEB, NRCCDE, NSTAT, LBPS1, LBPS2, NULL, IONE, IT,
1619  ICSLAE, ILC, INTCDE, ICOUNT, EXTIME, TIMLIM,
1620  IIPN, IPN, TERFLG, IRESTA,
1621  ILCGUN, JIEGUN, VCN5, IFETC
1622  I, MAXNEG, MAXBIT
1623  COMCN/UARRAY/ ISEGTA(20), TIME(10), CLASS(10), INSDAT(256,5),
1624  IINSPAR(5,20), IPCTR(5), IPPCTR(5), ISGCD(5,20), IADR(3), ISPM(64),
1625  IHALFW(6), ISTACK(5,6), IPAINM(4096)
1626  EQUIVALENCE (ICC, ISPM(28))
1627  ICCDE=ICC
1628  ICCDE=ICCDE+1
1629  GO TC (100,101,102,103), ICCDE
1630  ILL=8
1631  GO TC 105
1632  ILL=4
1633  GO TC 106
1634  ILL=2
1635  GO TC 105
1636  ILL=1
1637  JEKCC=IAND(MASK,ILL)
1638  IF(JEKCC.NE.3) GO TC 310
1639  JEKCC=1
1640  RETURN
1641  JEKCC=2
1642  RETURN
1643  END

```

```

SUBROUTINE TMRWIN
1645 LOGICAL CSLAE, IRESTA
1646 COMMON /TES/ LEVELS(4), IOUTPU(5), IPOINT(5)
1647 COMMON /UNCON/IFWA, IPOST, ITARG, IOPCW, IBIT, IPARS, IDATAS, W, MAXCOR,
1648 1 LOGG, MPCS, TIMBO, NRCCOE, NSTAT, LBPS1, LBPS2, NULL, IONE, IT,
1649 1 OSLAE, ILC, INTCEE, ICCUNT, EXTIME, TIMLIM,
1650 1 IMP, IMPN, IERFLG, IRESTA,
1651 1 LOGOUN, JIBOUN, MCNE, IFETC
1652 1, MAXNEG, MAXBIT
1653 COMMON /UARRAY/ ISEGTA(20), TIME(10), CLASS(10), INSDAT(256,5),
1654 1 INSPAR(5,20), IPCTR(5), ISGCD(5,20), IADR(3), ISPM(64),
1655 1 IHALFW(6), ISTACK(5,6), IMAINM(4096)
1656 COMMON /DVAR/ICPCO(255), ITCNTR, IOFFST, IOPRND(3), ISTAT
1657 IF (IRESTA) GO TO 10
1658 WRITE(6,1) IERFLG, ISPM(25)
1659 FORMAT(10H CCNE, ILC, 020)
1660 CALL STATCP
1661 RETURN
1662 10 CALL RSTART
1663 GO TO 20
1664
1665 $IBFTC CCR014 DECK
1666 SURROUTINE TIMER
1667 COMMON /TES/ LEVELS(4), IOUTPU(5), IPOINT(5)
1668 COMMON /UNCON/IFWA, IPOST, ITARG, IOPCW, IBIT, IPARS, IDATAS, IMP, MAXCOR,
1669 1 LOGG, MPCS, TIMBO, NRCCOE, NSTAT, LBPS1, LBPS2, NULL, IONE, IT,
1670 1 OSLAE, ILC, INTCEE, ICCUNT,
1671 1 EXTIME, TIMLIM,
1672 1 IMP, IMPN, IERFLG, IRESTA,
1673 1 LOGOUN, JIBOUN, MCNE, IFETC
1674 1, MAXNEG, MAXBIT
1675 COMMON /UARRAY/ ISEGTA(20), TIME(10), CLASS(10), INSDAT(256,5),
1676 1 INSPAR(5,20), IPCTR(5), ISGCD(5,20), IADR(3), ISPM(64),
1677 1 IHALFW(6), ISTACK(5,6), IMAINM(4096)
1678 COMMON /DVAR/ICPCO(255), ITCNTR, IOFFST, IOPRND(3), ISTAT
1679 TIME(ISTAT)=TIME(ISTAT)+10.
1680 CLASS(ISTAT)=CLASS(ISTAT)+1.
1681 IOFFST=IOFFST+1
1682 EXTIME=EXTIME+5.
1683 TIMBO=EXTIME
1684 GPERNR=GPERNR+1.
1685 IF (EXTIME.GT. TIMLIM) GO TO 10
1686 RETURN
1687 10 IERFLG=15
1688 RETURN
1689
1690 $IBFTC CCR015 DECK
1691 SURROUTINE INTRPS
1692 TARGET DEP
1693 C
1694 C
1695 C
1696 C
1697 C
1698 C
1699 C
1700 C
1701 C
1702 C
1703 C
1704 C
1705 C
1706 C
1707 C
1708 C
1709 C
1710 C
1711 C
1712 C
1713 C
1714 C
1715 C
1716 C
1717 C
1718 C
1719 C
1720 C
1721 C
1722 C
1723 C
1724 C
1725 C
1726 C
1727 C
1728 C
1729 C
1730 C
1731 C
1732 C
1733 C
1734 C
1735 C
1736 C
1737 C
1738 C
1739 C
1740 C
1741 C
1742 C
1743 C
1744 C
1745 C
1746 C
1747 C
1748 C
1749 C
1750 C
1751 C
1752 C
1753 C
1754 C
1755 C
1756 C
1757 C
1758 C
1759 C
1760 C
1761 C
1762 C
1763 C
1764 C
1765 C
1766 C
1767 C
1768 C
1769 C
1770 C
1771 C
1772 C
1773 C
1774 C
1775 C
1776 C
1777 C
1778 C
1779 C
1780 C
1781 C
1782 C
1783 C
1784 C
1785 C
1786 C
1787 C
1788 C
1789 C
1790 C
1791 C
1792 C
1793 C
1794 C
1795 C
1796 C
1797 C
1798 C
1799 C
1800 C
1801 C
1802 C
1803 C
1804 C
1805 C
1806 C
1807 C
1808 C
1809 C
1810 C
1811 C
1812 C
1813 C
1814 C
1815 C
1816 C
1817 C
1818 C
1819 C
1820 C
1821 C
1822 C
1823 C
1824 C
1825 C
1826 C
1827 C
1828 C
1829 C
1830 C
1831 C
1832 C
1833 C
1834 C
1835 C
1836 C
1837 C
1838 C
1839 C
1840 C
1841 C
1842 C
1843 C
1844 C
1845 C
1846 C
1847 C
1848 C
1849 C
1850 C
1851 C
1852 C
1853 C
1854 C
1855 C
1856 C
1857 C
1858 C
1859 C
1860 C
1861 C
1862 C
1863 C
1864 C
1865 C
1866 C
1867 C
1868 C
1869 C
1870 C
1871 C
1872 C
1873 C
1874 C
1875 C
1876 C
1877 C
1878 C
1879 C
1880 C
1881 C
1882 C
1883 C
1884 C
1885 C
1886 C
1887 C
1888 C
1889 C
1890 C
1891 C
1892 C
1893 C
1894 C
1895 C
1896 C
1897 C
1898 C
1899 C
1900 C
1901 C
1902 C
1903 C
1904 C
1905 C
1906 C
1907 C
1908 C
1909 C
1910 C
1911 C
1912 C
1913 C
1914 C
1915 C
1916 C
1917 C
1918 C
1919 C
1920 C
1921 C
1922 C
1923 C
1924 C
1925 C
1926 C
1927 C
1928 C
1929 C
1930 C
1931 C
1932 C
1933 C
1934 C
1935 C
1936 C
1937 C
1938 C
1939 C
1940 C
1941 C
1942 C
1943 C
1944 C
1945 C
1946 C
1947 C
1948 C
1949 C
1950 C
1951 C
1952 C
1953 C
1954 C
1955 C
1956 C
1957 C
1958 C
1959 C
1960 C
1961 C
1962 C
1963 C
1964 C
1965 C
1966 C
1967 C
1968 C
1969 C
1970 C
1971 C
1972 C
1973 C
1974 C
1975 C
1976 C
1977 C
1978 C
1979 C
1980 C
1981 C
1982 C
1983 C
1984 C
1985 C
1986 C
1987 C
1988 C
1989 C
1990 C
1991 C
1992 C
1993 C
1994 C
1995 C
1996 C
1997 C
1998 C
1999 C
2000 C

```

```

1715 ICSW,ILC,INTCC,ICOUNT,EXTIME,TIMLIM,
1716 IPR,IPN,IERFLG,IRESTA,
1717 ILCOUN,JIBOUN,MCNE,IFETC
1718 1,MAXNEO,MAXBIT
1719 COMMON /UARRAY/ ISEGT(20),TIME(10),CLASS(10),INSDAT(256,5),
1720 INSPAR(5,20),IPCTR(5),IPPCTR(5),ISGCD(5,20),IADR(3),ISPM(64),
1721 IHALFW(6),ISTACK(5,6),IPAINM(4096)
1722 COMMON /CVAR/ICPCO(255),ITCNTR,IOFFST,IOPRND(3),IISTAT
1723 EQUIVALENCE (ISYSWK,ISPM(25)),IIPRMSK,ISPM(27)),IIAMP,ISPM(29)),
1724 IICG,ISPM(28))
1725 ENTRY PUSH(IPL,INTCC,ICSW,*)
1726 INPUSH=ICUTPU(IPL)
1727 IF(INPUSH.EC.IPCINT(IPL)) GO TO 29
1728 GO TO (25,25,25,25,26),INPUSH
1729 INPUSH=0
1730 INPUSH=INPUSH+1
1731 IF(ISTACK(INPUSH,IPL).NE.INTCO) GO TO 27
1732 RETURN
1733 IPOI=IPGINT(IPL)
1734 GO TO (40,40,40,40,61),IPOI
1735 IPGINT(IPL)=0
1736 IPGINT(IPL)=IPGINT(IPL)+1
1737 INPUSH=IPGINT(IPL)
1738 ISTACK(INPUSH,IPL)=INTCO
1739 ICOUNT=ICOUNT+1
1740 GO TO(30,30,10,20),IPL
1741 ISTACK(INPUSH,IPL+1)=ICSW
1742 RETURN
1743 RETURN 1
1744 ENTRY PULL (IPR,J,IPRSTA,ICSW)
1745 IF(ICUTPU(IPR).EC.IPCINT(IPR)) GO TO 160
1746 IF(ICUTPU(IPR).EC.5) ICUTPU(IPR)=0
1747 ICUTPU(IPR)=ICUTPU(IPR)+1
1748 ICUT=ICUTPU(IPR)
1749 ICOUNT=ICOUNT-1
1750 GO TO(120,130,140,150),IPR
1751 170 C 120 MACHINE CHECK BIT 1 ISPM(29)
1752 C MACHINE DEPENDENT
1753 120 IF(IAND(IAMP,14).NE.0) GO TO 122
1754 160 J=1
1755 RETURN
1756 ANY OF THE MASKED CAUSES
1757 130 PROGRAM EXCEPTION GET INTERRUPTION CDE
1758 C SVC MACHINE DEPENDENT
1759 130 IF(IISGTA(1).EC.10) GO TO 63
1760 131 LIK=ISTACK(ICUT,IPR)
1761 C FIX PT C/F
1762 I=IAND(LIK,IPRMSK)
1763 IF(IER(LIK,8).EC.0.ANC.1.EQ.0) GO TO 160
1764 EXPONENT Q/F
1765 IF(IER(LIK,2).EC.0.ANC.1.EQ.0) GO TO 160
1766 IF(IER(LIK,1).EC.0.ANC.1.EQ.0) GO TO 160
1767 SIGNIFICANCE
1768 IPRSTA=ISTACK(ICUT,IPR)
1769 GO TO (100,100,100,110),IPR
1770 ICSW=ISTACK(ICUT,IPR+1)
1771 100 J=2
1772 GO TO 53
1773 EXTEND
1774 LIKE IAND(ISYSWK,ICNE)
1775 LIK=LIK+1

```

```

1777 CALL HALTC
1778 MACHINE CHECK ELIMINATE SVC, PROG INT
1779 3 IC(54,55,56,57), IPR
1780 3 I(OUTPUT(2)-IPOINT(2))58,59,61
1781 IJ=ICUTPU(2)
1782 GO TO (64,64,64,64,62), IJ
1783 TERMINATE
1784 ICUTPU(2)=2
1785 ICUTPU(2)=ICUTPU(2)+1
1786 ICCUNT=ICOUNT-1
1787 GO TO 54
1788 K=9
1789 IMAINM(K)=ISTACK(IOUT, IPR)
1790 J=IMPPSW(32)
1791 J=ISPPSW(96)
1792 GO TO 1000
1793 K=13
1794 IMAINM(K)=IPRSTA
1795 J=IMPPSW(48)
1796 J=ISPPSW(112)
1797 IT=1
1798 IERFLG=3
1799 CALL INSERT
1800 MACHINE CHECK
1801 CALL ERINS
1802 CALL TERMIN
1803 K=11
1804 IMAINM(K)=IPRSTA
1805 J=IMPPSW(40)
1806 J=ISPPSW(104)
1807 1000 IF(IPARS.EC.1) ILC=1
1808 IF(IPARS.GE.2.AND.IPARS.LE.4) ILC=2
1809 IF(IPARS.EC.5) ILC=3
1810 IMAINM(K+1)=ISTORE(ILC, IMAINM(K+1),32,2)
1811 IT=2
1812 CALL INSERT
1813 RETURN
1814 K=7
1815 IMAINM(K)=IPRSTA
1816 J=IMPPSW(24)
1817 J=ISPPSW(88)
1818 IT=3
1819 CALL INSERT
1820 RETURN
1821 K=15
1822 IMAINM(K)=IPRSTA
1823 J=IMPPSW(56)
1824 J=ISPPSW(120)
1825 IT=4
1826 CALL INSERT
1827 RETURN
1828 END
1829 $IBFTC GORD16 DECK
1830 SUBROUTINE RSTART
1831 EQUIVALENCE ((ISYSMK, ISPM(26)), (IPRMSK, ISPM(27))), (IAMP, ISPM(29)),
1832 (ICC, ISPM(28))
1833 COMMON /TES/ LEVELS(4), ICUTPU(5), IPOINT(5)
1834 COMMON/UNCOM/IFW, IPOST, ITARG, IOPCW, IBIT, IPARS, IODATAS, IHW, MAXCOR,
1835 1 LOGG, APES, IIMGO, NRCCCE, NSTAT, LBPS1, LBPS2, NULL, IONE, IT,
1836 10SLAE, ILC, INTCCE, ICCUNT, EXTIME, TIMLIM,
1837 1 IHW, IHW, IERFLG, IPRSTA,
1838 1 IHW, IHW, IERFLG, IPRSTA,
1839 1 IHW, IHW, IERFLG, IPRSTA,
1840 1 IHW, IHW, IERFLG, IPRSTA,
1841 1 IHW, IHW, IERFLG, IPRSTA,
1842 1 IHW, IHW, IERFLG, IPRSTA,
1843 1 IHW, IHW, IERFLG, IPRSTA,
1844 1 IHW, IHW, IERFLG, IPRSTA,
1845 1 IHW, IHW, IERFLG, IPRSTA,
1846 1 IHW, IHW, IERFLG, IPRSTA,
1847 1 IHW, IHW, IERFLG, IPRSTA,
1848 1 IHW, IHW, IERFLG, IPRSTA,
1849 1 IHW, IHW, IERFLG, IPRSTA,
1850 1 IHW, IHW, IERFLG, IPRSTA,
1851 1 IHW, IHW, IERFLG, IPRSTA,
1852 1 IHW, IHW, IERFLG, IPRSTA,
1853 1 IHW, IHW, IERFLG, IPRSTA,
1854 1 IHW, IHW, IERFLG, IPRSTA,
1855 1 IHW, IHW, IERFLG, IPRSTA,
1856 1 IHW, IHW, IERFLG, IPRSTA,
1857 1 IHW, IHW, IERFLG, IPRSTA,
1858 1 IHW, IHW, IERFLG, IPRSTA,
1859 1 IHW, IHW, IERFLG, IPRSTA,
1860 1 IHW, IHW, IERFLG, IPRSTA,
1861 1 IHW, IHW, IERFLG, IPRSTA,
1862 1 IHW, IHW, IERFLG, IPRSTA,
1863 1 IHW, IHW, IERFLG, IPRSTA,
1864 1 IHW, IHW, IERFLG, IPRSTA,
1865 1 IHW, IHW, IERFLG, IPRSTA,
1866 1 IHW, IHW, IERFLG, IPRSTA,
1867 1 IHW, IHW, IERFLG, IPRSTA,
1868 1 IHW, IHW, IERFLG, IPRSTA,
1869 1 IHW, IHW, IERFLG, IPRSTA,
1870 1 IHW, IHW, IERFLG, IPRSTA,
1871 1 IHW, IHW, IERFLG, IPRSTA,
1872 1 IHW, IHW, IERFLG, IPRSTA,
1873 1 IHW, IHW, IERFLG, IPRSTA,
1874 1 IHW, IHW, IERFLG, IPRSTA,
1875 1 IHW, IHW, IERFLG, IPRSTA,
1876 1 IHW, IHW, IERFLG, IPRSTA,
1877 1 IHW, IHW, IERFLG, IPRSTA,
1878 1 IHW, IHW, IERFLG, IPRSTA,
1879 1 IHW, IHW, IERFLG, IPRSTA,
1880 1 IHW, IHW, IERFLG, IPRSTA,
1881 1 IHW, IHW, IERFLG, IPRSTA,
1882 1 IHW, IHW, IERFLG, IPRSTA,
1883 1 IHW, IHW, IERFLG, IPRSTA,
1884 1 IHW, IHW, IERFLG, IPRSTA,
1885 1 IHW, IHW, IERFLG, IPRSTA,
1886 1 IHW, IHW, IERFLG, IPRSTA,
1887 1 IHW, IHW, IERFLG, IPRSTA,
1888 1 IHW, IHW, IERFLG, IPRSTA,
1889 1 IHW, IHW, IERFLG, IPRSTA,
1890 1 IHW, IHW, IERFLG, IPRSTA,
1891 1 IHW, IHW, IERFLG, IPRSTA,
1892 1 IHW, IHW, IERFLG, IPRSTA,
1893 1 IHW, IHW, IERFLG, IPRSTA,
1894 1 IHW, IHW, IERFLG, IPRSTA,
1895 1 IHW, IHW, IERFLG, IPRSTA,
1896 1 IHW, IHW, IERFLG, IPRSTA,
1897 1 IHW, IHW, IERFLG, IPRSTA,
1898 1 IHW, IHW, IERFLG, IPRSTA,
1899 1 IHW, IHW, IERFLG, IPRSTA,
1900 1 IHW, IHW, IERFLG, IPRSTA,
1901 1 IHW, IHW, IERFLG, IPRSTA,
1902 1 IHW, IHW, IERFLG, IPRSTA,
1903 1 IHW, IHW, IERFLG, IPRSTA,
1904 1 IHW, IHW, IERFLG, IPRSTA,
1905 1 IHW, IHW, IERFLG, IPRSTA,
1906 1 IHW, IHW, IERFLG, IPRSTA,
1907 1 IHW, IHW, IERFLG, IPRSTA,
1908 1 IHW, IHW, IERFLG, IPRSTA,
1909 1 IHW, IHW, IERFLG, IPRSTA,
1910 1 IHW, IHW, IERFLG, IPRSTA,
1911 1 IHW, IHW, IERFLG, IPRSTA,
1912 1 IHW, IHW, IERFLG, IPRSTA,
1913 1 IHW, IHW, IERFLG, IPRSTA,
1914 1 IHW, IHW, IERFLG, IPRSTA,
1915 1 IHW, IHW, IERFLG, IPRSTA,
1916 1 IHW, IHW, IERFLG, IPRSTA,
1917 1 IHW, IHW, IERFLG, IPRSTA,
1918 1 IHW, IHW, IERFLG, IPRSTA,
1919 1 IHW, IHW, IERFLG, IPRSTA,
1920 1 IHW, IHW, IERFLG, IPRSTA,
1921 1 IHW, IHW, IERFLG, IPRSTA,
1922 1 IHW, IHW, IERFLG, IPRSTA,
1923 1 IHW, IHW, IERFLG, IPRSTA,
1924 1 IHW, IHW, IERFLG, IPRSTA,
1925 1 IHW, IHW, IERFLG, IPRSTA,
1926 1 IHW, IHW, IERFLG, IPRSTA,
1927 1 IHW, IHW, IERFLG, IPRSTA,
1928 1 IHW, IHW, IERFLG, IPRSTA,
1929 1 IHW, IHW, IERFLG, IPRSTA,
1930 1 IHW, IHW, IERFLG, IPRSTA,
1931 1 IHW, IHW, IERFLG, IPRSTA,
1932 1 IHW, IHW, IERFLG, IPRSTA,
1933 1 IHW, IHW, IERFLG, IPRSTA,
1934 1 IHW, IHW, IERFLG, IPRSTA,
1935 1 IHW, IHW, IERFLG, IPRSTA,
1936 1 IHW, IHW, IERFLG, IPRSTA,
1937 1 IHW, IHW, IERFLG, IPRSTA,
1938 1 IHW, IHW, IERFLG, IPRSTA,
1939 1 IHW, IHW, IERFLG, IPRSTA,
1940 1 IHW, IHW, IERFLG, IPRSTA,
1941 1 IHW, IHW, IERFLG, IPRSTA,
1942 1 IHW, IHW, IERFLG, IPRSTA,
1943 1 IHW, IHW, IERFLG, IPRSTA,
1944 1 IHW, IHW, IERFLG, IPRSTA,
1945 1 IHW, IHW, IERFLG, IPRSTA,
1946 1 IHW, IHW, IERFLG, IPRSTA,
1947 1 IHW, IHW, IERFLG, IPRSTA,
1948 1 IHW, IHW, IERFLG, IPRSTA,
1949 1 IHW, IHW, IERFLG, IPRSTA,
1950 1 IHW, IHW, IERFLG, IPRSTA,
1951 1 IHW, IHW, IERFLG, IPRSTA,
1952 1 IHW, IHW, IERFLG, IPRSTA,
1953 1 IHW, IHW, IERFLG, IPRSTA,
1954 1 IHW, IHW, IERFLG, IPRSTA,
1955 1 IHW, IHW, IERFLG, IPRSTA,
1956 1 IHW, IHW, IERFLG, IPRSTA,
1957 1 IHW, IHW, IERFLG, IPRSTA,
1958 1 IHW, IHW, IERFLG, IPRSTA,
1959 1 IHW, IHW, IERFLG, IPRSTA,
1960 1 IHW, IHW, IERFLG, IPRSTA,
1961 1 IHW, IHW, IERFLG, IPRSTA,
1962 1 IHW, IHW, IERFLG, IPRSTA,
1963 1 IHW, IHW, IERFLG, IPRSTA,
1964 1 IHW, IHW, IERFLG, IPRSTA,
1965 1 IHW, IHW, IERFLG, IPRSTA,
1966 1 IHW, IHW, IERFLG, IPRSTA,
1967 1 IHW, IHW, IERFLG, IPRSTA,
1968 1 IHW, IHW, IERFLG, IPRSTA,
1969 1 IHW, IHW, IERFLG, IPRSTA,
1970 1 IHW, IHW, IERFLG, IPRSTA,
1971 1 IHW, IHW, IERFLG, IPRSTA,
1972 1 IHW, IHW, IERFLG, IPRSTA,
1973 1 IHW, IHW, IERFLG, IPRSTA,
1974 1 IHW, IHW, IERFLG, IPRSTA,
1975 1 IHW, IHW, IERFLG, IPRSTA,
1976 1 IHW, IHW, IERFLG, IPRSTA,
1977 1 IHW, IHW, IERFLG, IPRSTA,
1978 1 IHW, IHW, IERFLG, IPRSTA,
1979 1 IHW, IHW, IERFLG, IPRSTA,
1980 1 IHW, IHW, IERFLG, IPRSTA,
1981 1 IHW, IHW, IERFLG, IPRSTA,
1982 1 IHW, IHW, IERFLG, IPRSTA,
1983 1 IHW, IHW, IERFLG, IPRSTA,
```



```

1847 $18FTC CCR017 DECK
1848 FUNCTION IANC(I,J)
1849 C HCST DEP
1850 K=I
1851 CALL BIN(K,36,0,J,1)
1852 IAND=K
1853 RETURN
1854 END
1855 $18FTC CCR018 DECK
1856 C HOST CEP
1857 FUNCTION IOR(I,J)
1858 K=I
1859 CALL BIN(K,4,32,4,J,2)
1860 IOR=K
1861 RETURN
1862 END
1863 $18FTC CCR019 DECK
1864 FUNCTION IER(I,J)
1865 L=INTNCT(IANC(I,J))
1866 IER=IANC(L,IOR(I,J))
1867 RETURN
1868 END
1869 $18FTC CCR020 DECK
1870 FUNCTION IMPPSW(K)
1871 C TARGET DEP
1872 COMMON /TES/ LEVELS(4),IOUTPUT(5),IPOINT(5)
1873 COMMON /UNCG/ IFW4,IFCST,ITARG,IOPCW,IBIT,IPARS,IDATAS,IHW,MAXCOR,
1874 1 LOGG,MPCS,TI*80,NRCOE,NSTAT,LBPS1,LBPS2,NULL,IONE,IT,
1875 1CSLAE,ILC,INTCCE,ICOUNT,EXTIME,TIPLIM,
1876 1IMP,IMN,IERFLG,IRESTA,
1877 1LOBOUN,JISCUN,MCNE,IFETC
1878 1,MAXNEG,MAXBIT
1879 COMMON /UARRAY/ ISEGTA(20),TIME(10),CLASS(10),INSDAT(256,5),
1880 1INSPAR(5,20),IPCTR(5),IPPCR(5),ISGCD(5,20),IADR(3),ISPM(64),
1881 1HALFW(6),STACK(5,4),IMAINM(4096)
1882 COMMON /CVAR/ICPCO(255),ITCNTR,IOFFST,IOPRND(3),ISTAT
1883 EQUIVALENCE (ISYSMK,ISPM(26)),(IPRMSK,ISPM(27)),(IAMP,ISPM(29)),
1884 1 (ICC,ISPM(28)),(INACCR,ISPM(25))
1885 IDATAS=K
1886 CALL BRCHK(J)
1887 GO TO (10,300),J
1888 10 CONTINUE
1889 I=K/4+1
1890 L=I+1
1891 IMAINM(L)=ISTORE(INACCR,IMAINM(L),24,24)
1892 IMAINM(I)=ISTORE(ISYSMK,IMAINM(I),32,8)
1893 IMAINM(L)=ISTORE(ICC,IMAINM(L),30,2)
1894 IMAINM(I)=ISTORE(IPRMSK,IMAINM(I),28,4)
1895 IMAINM(I)=ISTORE(IAMP,IMAINM(I),20,4)
1896 IMPPSW=1
1897 RETURN
1898 END
1899 $18FTC CCR021 DECK
1900 FUNCTION ISPPSW(K)
1901 C TARGET DEP
1902 COMMON /TES/ LEVELS(4),IOUTPUT(5),IPOINT(5)
1903 COMMON /UNCG/ IFW4,IFCST,ITARG,IOPCW,IBIT,IPARS,IDATAS,IHW,MAXCOR,
1904 1 LOGG,MPCS,TI*80,NRCOE,NSTAT,LBPS1,LBPS2,NULL,IONE,IT,
1905 1CSLAE,ILC,INTCCE,ICOUNT,EXTIME,TIPLIM,
1906 1IMP,IMN,IERFLG,IRESTA,
1907 1LOBOUN,JISCUN,MCNE,IFETC

```

```

1909 CCMYCN /UARR3V/ ISEGIA(20),TIME(10),CLASS(10),INSDAI(256,5),
1910 IASPAR(5,20),IPCTR(5),IPCTR(5),ISGCD(5,20),IADR(3),ISPM(64),
1911 IALFW(6),ISTACK(5,6),IMAINM(4096)
1912 CCMYCN /UARR/IOPCD(255),ITCNR,IOFFST,IOPRND(3),ISTAT
1913 EQUIVALENCE (ISYSMK,ISPM(26)),(IPRMSK,ISPM(27)),(IAMP,ISPM(29)),
1914 IICC,ISPM(28)),(INACDR,ISPM(25))
1915 ICATAS=K
1916 CALL BRCHK(IJ)
1917 GO TO (10,300),J
1918 CONTINUE
1919 I=K/4+1
1920 L=I+1
1921 INADDR=ILCAD(IMAINM(L),24,24)
1922 ISYSVK=ILCAD(IMAINM(I),32,8)
1923 IPRMSK=ILCAD(IMAINM(L),28,4)
1924 ICC=ILCAD(IMAINM(L),30,2)
1925 IAMP=ILCAD(IMAINM(I),20,4)
1926 ISPPSW=2
1927 300 RETURN
1928 END
1929 $IBFTC CCR022 DECK
1930 FUNCTION INTNQT(K)
1931 C
1932 COMMON/UNCON/IFWA,IHOST,ITARG,IOPCW,IBIT,IPARS,I DATAS,IHW,MAXCOR,
1933 I LCCG,MPCS,TIM8C,NRCODE,INSTAT,LBPS1,LBPS2,NULL,IONE,IT,
1934 IOSLAE,ILC,INTCDE,ICOUNT,EXTIME,TIMLIM,
1935 IIMM,IMN,IERFLG,IRESIA,
1936 ILOBOUN,JIBOUN,MCNE,IFETC
1937 I,MAXNEG,MAXBIT
1938 L=K
1939 INTNQT=IAND(MAXBIT,ICMPLI(L,ITARG,ITARG))
1940 RETURN
1941 END
1942 $IBFTC CCR023 DECK
1943 SUBROUTINE INTSER
1944 1 FORMAT(12H INSERT1)
1945 2 FORMAT(12H INSERT2)
1946 3 FORMAT(12H INSERT3)
1947 4 FORMAT(12H INSERT4)
1948 ENTRY INSERT1
1949 WRITE(6,1)
1950 RETURN
1951 ENTRY INSERT2
1952 WRITE(6,2)
1953 RETURN
1954 ENTRY INSERT3
1955 WRITE(6,3)
1956 RETURN
1957 ENTRY INSERT4
1958 WRITE(6,4)
1959 RETURN
1960 ENC
1961 C*****
1962 $IBFTC CCR024 DECK
1963 INTEGER FUNCTION ITHISM(I)
1964 C TWO COMP TO SIGN MAG
1965 DATA M1/I/
1966 CCMYCN/UARR3V/IFWA,IHOST,ITARG,IOPCW,IBIT,IPARS,I DATAS,IHW,MAXCOR,
1967 I LCCG,MPCS,TIM8C,NRCODE,INSTAT,LBPS1,LBPS2,NULL,IONE,IT,
1968 IOSLAE,ILC,INTCDE,ICOUNT,EXTIME,TIMLIM,
1969 IIMM,IMN,IERFLG,IRESIA,

```

```

1710          I=I+1
1711          RETURN
1712      END
1713  $IRFTC CCR025  DECK
1714      C
1715      INTEGER FUNCTION ISMTWC(I)
1716      SIGN MAG TO TWC CQVP
1717      IF(I.GE.0) GC TO 20
1718      COMMON/FUNCTN/IFWA,IFOST,ITARG,IOPCW,IBIT,IPARS,IDATAS,IHW,MAXCOR,
1719      1 LCCG,MPCS,TIMBC,NRCCDE,NSTAT,LBPS1,LBPS2, NULL,IONE,IT,
1720      1 OS LAE,ITC,INTCDE,ICOUNT,EXTIME,TIMLIM,
1721      1 IM,IMH,IERFLG,IRESIA,
1722      1 LG2CUN,JICUN,MCNE,IFETC
1723      1,MAXNEG,MAXBIT
1724      L=INTAGT(I)+1
1725      ISMTWC=ICR(L,MAXNEG)
1726      RETURN
1727  10
1728      IF(I.EQ.0) GC TO 30
1729      ISMTWC=I
1730      RETURN
1731  30
1732      ISMTWC=0
1733      RETURN
1734      C
1735      $IRFTC CCR027  DECK
1736      FUNCTION JEXBIN(IBUF,IST,ILNG)
1737      COMMON/CON/IFWA,IHOST,ITARG,IOPCW,IBIT,IPARS,IDATAS,IHW,MAXCOR,
1738      1 LCCG,MPCS,TIMBC,NRCCDE,NSTAT,LBPS1,LBPS2, NULL,IONE,IT,
1739      1 OS LAE,ITC,INTCDE,ICOUNT,EXTIME,TIMLIM,
1740      1 IM,IMH,IERFLG,IRESIA,
1741      1 LG2CUN,JICUN,MCNE,IFETC
1742      1,MAXNEG,MAXBIT
1743      CALL ICR(L,IST-1S,IN,IHOST-IN,ISOR)
1744      ISTORE=IST
1745      RETURN
1746      C
1747      $IRFTC CCR027  DECK
1748      FUNCTION JEXBIN(IBUF,IST,ILNG)
1749      CONVERTS CHAR STRING IN HEX - INTERNAL 7094 TO BINARY
1750      C
1751      IBUF IS STRING LOC
1752      C
1753      IST IS PTR TO 1ST CHAR IN IBUF
1754      C
1755      ILNG IS NR OF HEX CHARS
1756      C
1757      INTEGER IBUF(80)
1758      COMMON/BUF1/ IBUF
1759      DATA I50B8/C60606060606060/
1760      IHOST=36
1761      K=0
1762      IBUMP=0
1763      1AUMP=0
1764      L=IST+ILNG
1765      DO 501 I=1,ILNG
1766      ILUMP=0
1767      M=L-I
1768      ICUMP=IBUF(M)
1769      IF(ICUMP.EQ.I50B8) GO TO 501
1770      K=K+1
1771      ILUMP=ICUMP+IBUMP+IFOST,6)
1772      IF(ILUMP.GT.9) ILUMP=ILUMP-7
1773      1AUMP=ILUMP+ILUMP+16*(K-1)
1774      CONTINUE
1775      JEXBIN=1AUMP
1776      RETURN
1777      C
1778      501
1779      END

```

```

2041 FUNCTION ILDCG(SOURCE,SB,NB)
2042 INTEGER SOURCE,SB,NB
2043 INTEGER ITEMF,CNBPWC
2044 NBWD = 36
2045 ITEMF = 3
2046 CALL FLD(ITEMF,CNBPWC - NB,NB,CNBPWC - SB,SOURCE)
2047 ILDCG = ITEMF
2048 RETURN
2049 END
2050 $IBFTC CCR029 DECK
2051 C FN TC EXTRACT SHIFT COUNT EITHER DIRECT OR INDIRECT
2052 INTEGER FUNCTION ISHADR (K)
2053 COMMON /UARRAY/ ISEGT(20),TIME(10),CLASS(10),INSDAT(256,5),
2054 1 INSPAR(5,20),IPCTR(5),IPPCTR(5),ISGCD(5,20),IADR(3),ISPM(64),
2055 1 IHALFW(6),ISTACK(5,6),IMAINM(4096)
2056 ISHADR=ILDCG(IADR(1),5,6)
2057 K=0
2058 RETURN
2059 END
2060 $IBFTC CCR030 DECK
2061 SUBROUTINE IVERFL(L,LOF)
2062 C HOST DEPENDENT
2063 C L IS SM RESULT ICATAS IS OPERAND
2064 COMMON/UNCN/IFWA,ICOST,ITARG,IOPCW,IBIT,IPARS,I DATAS,IHW,MAXCOR,
2065 1 LOGG,MPCS,TIMRC,NRCODE,NSTAT,LBPS1,LBPS2,NULL,IONE,IT,
2066 1 USLAE,ILC,INTCE,ICOUNT,EXTIME,TIMLIM,
2067 1 IIM,IMN,IERFLG,IRESIA,
2068 1 ILOBOUN,JIBOUN,MCNE,IFETC
2069 1,MAXNEG,MAXBIT
2070 COMMON /UARRAY/ ISEGT(20),TIME(10),CLASS(10),INSDAT(256,5),
2071 1 INSPAR(5,20),IPCTR(5),IPPCTR(5),ISGCD(5,20),IADR(3),ISPM(64),
2072 1 IHALFW(6),ISTACK(5,6),IMAINM(4096)
2073 EQUIVALENCE(LL,MAXBIT)
2074 N=IAND(ICATAS,MAXNEG)
2075 IF(M.GT.J.ANC.N.EQ.C.OR.M.EQ.O.AND.N.GT.O) GOTO 20
2076 ELSE LIKE SIGNS
2077 IF(M.GT.O) GO TO 30
2078 C POSITIVE CASE
2079 IF(IAND(MAXNEG,L).EQ.NULL) GO TO 20
2080 C 1 IS C/F
2081 40 LOF=1
2082 RETURN
2083 C NEGATIVE CASE
2084 30 IF(IAND(L,MAXNEG).EQ.O) GO TO 40
2085 C 2 IS NO/F
2086 20 LOF=2
2087 RETURN
2088 C C/F
2089 END
2090 $IBFTC CCR031 DECK
2091 FUNCTION ISLCGE(N)
2092 COMMON/OVAR/ICPCG(255),ITCNTR,I OFFST,IOPRND(3),ISTAT
2093 COMMON /UARRAY/ ISEGT(20),TIME(10),CLASS(10),INSDAT(256,5),
2094 1 INSPAR(5,20),IPCTR(5),IPPCTR(5),ISGCD(5,20),IADR(3),ISPM(64),
2095 1 IHALFW(6),ISTACK(5,6),IMAINM(4096)
2096 COMMON/UNCN/ IFWA,ICOST,ITARG,IOPCW,IBIT,IPARS,I DATAS,IHW,MAXCOR,
2097 1 LOGG,MPCS,TIMRC,NRCODE,NSTAT,LBPS1,LBPS2,NULL,IONE,IT,
2098 1 USLAE,ILC,INTCE,ICOUNT,EXTIME,TIMLIM,
2099 1 IIM,IMN,IERFLG,IRESIA,
2100 1 ILOBOUN,JIBOUN,MCNE,IFETC
2101 1,MAXNEG,MAXBIT
2102 2-STACK(11)

```

```

2110      GO TO (3406,3407,3408),N
2111      IDATAS=IAND(IIDATAS,M)
2112      GO TO 3409
2113      IDATAS=IER(IIDATAS,M)
2114      GO TO 3409
2115      IDATAS=ICR(IIDATAS,M)
2116      IF(IDATAS.GT.NULL) GO TO 3403
2117      ICC=0
2118      CALL STORCHK(,300)
2119      K=K+4
2120      M=M+4
2121      GO TO 300
2122      ICC=1
2123      GO TO 3404
2124      RETURN
2125      END
2126      $IBFTC COR032 DECK
2127      FUNCTION IOVRFL(N,J)
2128      J=1,0/F, =2 N 0/F
2129      COMMON /CVAR/ICPCG(255),ITCNTR,IOFFST,IOPRND(3),ISTAT
2130      COMMON /UARRAY/ ISEGT(20),TIME(10),CLASS(10),INSDAT(256,5),
2131      1 INSPAR(5,20),IPCTR(5),IPCTR(5),ISGCD(5,20),IADR(3),ISPM(64),
2132      1 HALFV(6),ISTACK(5,6),IPAINM(4096)
2133      COMMON /UNCCN/ IFWA, IHCST, ITARG, ICPCM, IRIT, IPARS, IDATAS, IHW, MAXCOR,
2134      1 LOGC, MPCS, TIMPC, NRCODE, NSTAT, LBPS1, LBPS2, NULL, IONE, IT,
2135      1 CSLAE, ILC, INTCDE, ICCUNT, EXTIME, TIMLIM,
2136      1 IMY, IMN, IERFLG, IRESTA,
2137      1 LOBGUN, JISGUN, MCNE, IFETC
2138      1, MAXNEG, MAXBIT
2139      IOVRFL=N
2140      C      BCTH +
2141      IF(IAND(MAXNEG, ISPM(IMM)).EQ.0.AND. IAND(MAXNEG, IDATAS).EQ.0)
2142      1 GO TO 10
2143      C      BCTH -
2144      IF(IAND(MAXNEG, ISPM(IMM)).NE.0.AND. IAND(MAXNEG, IDATAS).NE.0)
2145      1 GO TO 20
2146      C      -, + RESULT +
2147      IF(IAND(MAXNEG,N).EQ.0) GO TO 20
2148      J=2
2149      RETURN
2150      J=1
2151      RETURN
2152      END
2153      $IBFTC COR033 DECK
2154      FUNCTION ICCMPL(WRCIN,SB,NB)
2155      INTEGER WRCIN,SB,NB,TWCRD,QMAXHV
2156      QMAXHV=34359738367
2157      TWCRD=ILQAC(WRCIN,SB,NB)
2158      TWCRD=QMAXHV-TWCRD
2159      ICCMPL=ISTORE(TWCRD,WRCIN,SB,NB)
2160      RETURN
2161      END
2162      $IBFTC TYPESP DECK
2163      BLOCK DATA
2164      C
2165      COMMON /CVAR/ICPCG(255),ITCNTR,IOFFST,IOPRND(3),ISTAT
2166      C
2167      C
2168      C THE ARRAY IOPCC ASSIGNS AN INSTRUCTION TYPE NUMBER TO
2169      C EACH VALID SUPC INSTRUCTION. THE INSTRUCTIONS ARE THUS CLASSIFIED
2170      C ACCORDING TO THE TYPE AND NUMBER OF KEYS WHICH THEY CONTAIN.
2171      C INSTRUCTION TYPE C DESIGNATES AN INVALID INSTRUCTION OR ONE

```

[illegible]

```

2242 C * * * * *
2243 C
2244 553 IF (IJ.EQ.0) GO TO 554
2245 IF ((IJ.EQ.5).OR.(IJ.EQ.6)) GO TO 555
2246 IK=1
2247 K=IMN-1
2248 WRITE(6,507) IK,K,ISPM(IMN)
2249 507 FORMAT(1HJ,18H REGISTER OPERAND ,11,17H AT SPM ADDRESS ,13,11H IS
2250 I(OCTAL) ,C11)
2251 IF (IJ.EQ.1) GO TO 554
2252 IF (IJ.EQ.4) GO TO 555
2253 IK=2
2254 K=IMN-1
2255 WRITE(6,507) IK,K,ISPM(IMN)
2256 IF (IJ.EQ.2) GO TO 554
2257 555 IK=1
2258 WRITE(6,509) IK,IACR(1),IOPRND(1)
2259 509 FORMAT(1HJ,16H MEMORY OPERAND ,11,16H AT MM ADDRESS ,16,11H IS(OC
2260 TAL) ,C11)
2261 IF (IJ.EQ.6) GO TO 554
2262 IK=2
2263 WRITE(6,509) IK,IACR(2),IOPRND(2)
2264 C
2265 554 RETURN
2266 END
2267 $IDFTC SNAPRS DECK
2268 SUBROUTINE SNAPRC
2269 C
2270 C * * * * *
2271 C DIMENSION SNAP VARIABLES AND DEFINE COMMON
2272 C * * * * *
2273 C
2274 LOGICAL SNAP
2275 LOGICAL FSNAP,TISNAP,KSNAP,
2276 PCSNAP,CCSNAP,TSNAP,LTSNAP(9),MASNAP,RASNAP,MOSNAP,ROSNAP
2277 INTEGER SLOC(9),TISLOC(9),NTSKL(9),TSLOC(9,9)
2278 REAL TSK(9)
2279 INTEGER PCSK(9),NPCSKL(9),PCSLOC(9,9),
2280 GCSK(9),NOCCKL(9),OCSLOC(9,9),
2281 MASK(9),NMASKL(9),MASLOC(9,9),
2282 RASK(9),NRASKL(9),RASLOC(9,9),
2283 MCSKA(9),MOSK(9),NMOSKL(9),MOSLOC(9,9),
2284 ROSKA(9),ROSK(9),NROSKL(9),ROSLOC(9,9)
2285 C
2286 COMMON /FS/SNAP,FSNAP,NFSL,SLOC,
2287 TISNAP,STI,SSRT,SSPT,NTISNA,TISLOC
2288 /KS/KSNAP,PCSNAP,NPCSK,PCSK,NPCSKL,PCSLOC,
2289 CCSNAP,NOCCK,OCCK,NOCCKL,OCSLOC,
2290 MASNAP,NMASK,MASK,NMASKL,MASLOC,
2291 RASNAP,NRASK,RASK,NRASKL,RASLOC,
2292 TSNAP,NTSK,TSK,NTSKL,TSLOC,LTSNAP,
2293 MOSNAP,NMCSK,MOSKA,MOSK,NMOSKL,MOSLOC,
2294 ROSNAP,NROSK,ROSKA,ROSK,NROSKL,ROSLOC
2295 C
2296 C * * * * *
2297 C THE REQUIRED SNAP/NC-SNAP VARIABLE IS READ HERE.
2298 C * * * * *
2299 C
2300 READ 1001,SNAP
2301 1001 FORMAT(I5)
2302 IF(.NOT.SNAP) GO TO 2301
2303 C

```

2305 C THE FULLSNAP/NOFULLSNAP VARIABLE IS READ HERE AND, IF TRUE, IS THE
2306 C ONLY SNAP DIAGNOSTIC ALLOWED.
2307 C * * * * *
2308 C
2309 C READ 1001,FSNAP
2310 C IF(.NOT.FSNAP) GO TO 2002
2311 C READ 1002,NFSL
2312 C 1002 FORMAT(15)
2313 C 1003 FORMAT(1915)
2314 C READ 1003,(SLCC(I),I=1,NFSL)
2315 C GO TO 2001
2316 C
2317 C * * * * *
2318 C THE PRESENCE/ABSENCE OF AN INTERVAL SNAP IS READ HERE AND
2319 C APPROPRIATE DATA IS READ IF DIAGNOSTIC IS DESIRED.
2320 C * * * * *
2321 C
2322 C 2002 READ 1001,TISNAP
2323 C IF(.NOT.TISNAP) GO TO 2003
2324 C READ 1002,NTISNA
2325 C READ 1004,STI,SSRT,SSPT
2326 C 1004 FORMAT(3F12.3)
2327 C READ 1003,(TISLCC(I),I=1,NTISNA)
2328 C * * * * *
2329 C THE KEYCSNAP/NOKEYSNAP VARIABLE IS READ HERE. IF KEYED SNAPS
2330 C ARE PRESENT, THE KEYS ARE READ ALONG WITH APPROPRIATE DIAGNOSTIC
2331 C DATA.
2332 C * * * * *
2333 C
2334 C
2335 C 2003 READ 1001,KSNA
2336 C IF(.NOT.KSNA) GO TO 2001
2337 C
2338 C * * * * *
2339 C CHECK FOR PRESENCE/ABSENCE OF P-COUNTER-KEYED SNAP.
2340 C * * * * *
2341 C
2342 C READ 1001,PCSNAP
2343 C IF(.NOT.PCSNAP) GO TO 2004
2344 C READ 1002,NPCSK
2345 C LC 001 I=1,NPCSK
2346 C READ 1005,PCSK(I),NPCSKL(I)
2347 C 1005 FORMAT(15,14)
2348 C JJ=NPCSKL(I)
2349 C 001 READ 1003,(PCSLOC(I,J),J=1,JJ)
2350 C
2351 C * * * * *
2352 C CHECK FOR PRESENCE/ABSENCE OF OP-CODE-KEYED SNAP.
2353 C * * * * *
2354 C
2355 C 2004 READ 1001,CCSNAP
2356 C IF(.NOT.CCSNAP) GO TO 2005
2357 C READ 1002,NCCSK
2358 C CC 002 I=1,NCCSK
2359 C READ 1006,CCSK(I),NCCSKL(I)
2360 C 1006 FORMAT(14,14)
2361 C JJ=NCCSKL(I)
2362 C 002 READ 1003,(CCSLOC(I,J),J=1,JJ)
2363 C
2364 C * * * * *
2365 C CHECK FOR PRESENCE/ABSENCE OF TIME-KEYED SNAP.
2366 C * * * * *

2375 1020 FORMAT(I2,3,14)
2376 JJ=NTSKL(I)
2377 CC3 READ 1003, (ISLOC(I,J),J=1,JJ)
2378 C
2379 C * * * * *
2380 C CHECK FOR PRESENCE/ABSENCE OF MEMORY ADDRESS-KEYED SNAP.
2381 C * * * * *
2382 C
2383 2006 READ 1001,MASNAP
2384 IF(.NOT.MASNAP) GO TO 2007
2385 READ 1002,NMASK
2386 DO 004 I=1,NMASK
2387 READ 1005,MASK(I),NMASK(I)
2388 JJ=NMASK(I)
2389 G04 READ 1003, (MASLOC(I,J),J=1,JJ)
2390 C
2391 C * * * * *
2392 C CHECK FOR PRESENCE/ABSENCE OF REGISTER ADDRESS-KEYED SNAP.
2393 C * * * * *
2394 C
2395 2007 READ 1001,RASNAP
2396 IF(.NOT.RASNAP) GO TO 2008
2397 READ 1002,NRASK
2398 DO 005 I=1,NRASK
2399 READ 1005,RASK(I),NRASK(I)
2400 JJ=NRASK(I)
2401 G05 READ 1003, (RASLOC(I,J),J=1,JJ)
2402 C
2403 C * * * * *
2404 C CHECK FOR PRESENCE/ABSENCE OF MEMORY OPERAND-KEYED SNAP.
2405 C * * * * *
2406 C
2407 2008 READ 1001,MOSNAP
2408 IF(.NOT.MOSNAP) GO TO 2009
2409 READ 1002,NMCSK
2410 DO 006 I=1,NMCSK
2411 READ 1007,MOSKA(I),MCSK(I),NMOSKL(I)
2412 FORMAT(I6,O11,14)
2413 JJ=NMCSKL(I)
2414 G06 READ 1003, (MCSLOC(I,J),J=1,JJ)
2415 C
2416 C * * * * *
2417 C CHECK FOR PRESENCE/ABSENCE OF REGISTER OPERAND-KEYED SNAP.
2418 C * * * * *
2419 C
2420 2009 READ 1001,RGSNAP
2421 IF(.NOT.RGSNAP) GO TO 2001
2422 READ 1002,NRCSK
2423 DO 007 I=1,NRCSK
2424 READ 1007,RGSKA(I),RCSK(I),NROSKL(I)
2425 JJ=NRCSKL(I)
2426 G07 READ 1003, (RCSLOC(I,J),J=1,JJ)
2427 C
2428 2001 RETURN
2429 ENC
2430 \$IRFIC SNAPSR DECK
2431 SUBROUTINE SNAPEX
2432 C
2433 C * * * * *
2434 C DIMENSION SNAP VARIABLES AND OFFLINE COMMON
2435 C * * * * *

```

2437 LOGICAL FSNAP, TISNAP, KSNAP,
2438 PCSNAP, OCSNAP, TSNAP, LTISNAP(9), MASNAP, RASNAP, MOSNAP, ROSNAP
2439 INTEGER SLOC(9), TISLOC(9), NTSKL(9), TSLOC(9,9)
2440 CALL TSK(9)
2441 INTEGER PCSK(9), NPCSKL(9), PCSLOC(9,9),
2442 CCSK(9), NOCSKL(9), CCSLOC(9,9),
2443 MASK(9), NMASKL(9), MASLOC(9,9),
2444 RASK(9), NRASKL(9), RASLOC(9,9),
2445 MOSKA(9), MOCSKL(9), MOSLOC(9,9),
2446 RSKA(9), ROSKL(9), ROSLOC(9,9)
2447 C
2448 COMMON /FS/SNAP, FSNAP, NFSL, SLOC,
2449 TISNAP, STI, SSTRT, SSTPT, NTISNA, TISLOC
2450 /KS/KSNAP, PCSNAP, NPCSK, PCSK, NPCSKL, PCSLOC,
2451 CCNAP, NOCSK, OCSK, NOCSKL, CCSLOC,
2452 MASNAP, NMASK, MASK, NMASKL, MASLOC,
2453 RASNAP, NRASK, RASK, NRASKL, RASLOC,
2454 TSNAP, NTSK, TSK, NTSKL, TSLOC, LTISNAP,
2455 MOSNAP, NMOSK, MOSKA, MOSK, NMOSKL, MOSLOC,
2456 ROSNAP, NROSK, ROSKA, ROSK, NROSKL, ROSLOC
2457 COMMON/CVAR/ ICPCO(255), ICNTR, IUFFST, IOPRND(3)
2458 COMMON/UNCON/IFWA, IFOST, IFARG, IOPCW, IBIT, IPARS, IOATAS, IHW, MAXCOR,
2459 LOGG, MPCS, TIMBC, NRCDCE, NSTAT, LBPS1, LBPS2, NULL, IONE, IT,
2460 IQSLAE, ILC, INTCE, ICOUNT, EXTIME, TIMLIM,
2461 IHW, IWN, IERFLG, IRESTA,
2462 ILGBGUN, JIEGUN, MCNE, IFETC
2463 I, MAXNEG, MAXBIT
2464 COMMON /UARRAY/ ISECTA(20), TIME(10), CLASS(10), INSDAT(256,5),
2465 IINSPAR(5,2), IPCRTR(5), IPPCTR(5), ISGCD(5,20), IADR(3), ISPM(64),
2466 IHALFW(6), ISTACK(5,6), IMAINM(4096)
2467 EQUIVALENCE (INACOR, ISPM(25))
2468 C
2469 C
2470 C IF A FULL SNAP DIAGNOSTIC IS IN EFFECT, THE DESIRED MM LOCATIONS
2471 C ARE SNAPPED AND ANY OTHER SNAP DIAGNOSTICS ARE NOT ALLOWED.
2472 C
2473 C
2474 IF(.NOT.FSNAP) GO TO 100
2475 WRITE(6,101)
2476 101 FORMAT(1H1,50H *****DIAGNOSTICS*****
2477 WRITE(6,102)
2478 102 FORMAT(1H3,45H A FULL SNAP DIAGNOSTIC ROUTINE IS IN EFFECT.)
2479 CALL HEADER
2480 WRITE(6,104)
2481 104 FORMAT(1P2,5X,11HMM LOCATION,7X,14HOCIAL CONTENTS)
2482 CG 103 1=1,NFSL
2483 II=SUCC(1)
2484 III=IMAINM(II)
2485 105 FORMAT(1P2,7X,16,12X,C11)
2486 103 WRITE(6,105) II,III
2487 GC TO 409
2488 C
2489 C
2490 C THE TIME INTERVAL SNAP KEY IS CHECKED AND APPROPRIATE VARIABLES
2491 C ARE UPDATED IF A SNAP IS PERFORMED.
2492 C
2493 C
2494 100 IF(.NOT.TISNAP) GO TO 106
2495 IF(SSSTRT-TIMEC) 107,107,106
2496 107 WRITE(6,101)
2497 WRITE(6,125)
2498 C
2499 C
2500 C

```

2507 124 FORMAT(1H),65F THE SNAPPED LOCATIONS AND THEIR (OCTAL) CONTENTS AR
2508 IE AS FOLLOWS.)
2509 WRITE(6,104)
2510 DO 111 J=1,NTISNA
2511 II=IISLCC(I)
2512 III=IIMAINM(II)
2513 111 WRITE(6,105) II,III
2514 GC TO 100
2515 C
2516 C * * * * *
2517 C THE PRESENCE/ABSENCE OF ANY KEYED SNAPS IS CHECKED
2518 C * * * * *
2519 C * * * * *
2520 105 IF(.NOT.KSNAP) GC TO 409
2521 C
2522 C * * * * *
2523 C INSTRUCTION ADDRESS(PCOUNTER) SNAP KEYS ARE CHECKED
2524 C * * * * *
2525 C * * * * *
2526 IF(.NOT.PCSNAP) GO TO 401
2527 DO 301 J=1,NECSK
2528 IF(PCSK(I).NE.INACOR) GO TO 301
2529 WRITE(6,101)
2530 WRITE(6,125)
2531 WRITE(6,112) PCSK(I)
2532 112 FORMAT(1H0,44H TRIGGERED BY INSTRUCTION ADDRESS(PCOUNTER) ,16)
2533 CALL HEADER
2534 WRITE(6,124)
2535 WRITE(6,104)
2536 K=NPCSKL(I)
2537 DO 302 J=1,K
2538 II=PCSLCC(I,J)
2539 III=IIMAINM(II)
2540 302 WRITE(6,102) II,III
2541 301 CONTINUE
2542 C
2543 C * * * * *
2544 C OP CCDE SNAP KEYS ARE CHECKED
2545 C * * * * *
2546 C * * * * *
2547 401 IF(.NOT.CCSNAP) GC TO 402
2548 DO 303 J=1,NCCSK
2549 IF(CCSK(I).NE.ISEGT(I)) GC TO 303
2550 WRITE(6,101)
2551 WRITE(6,125)
2552 WRITE(6,113) CCSK(I)
2553 113 FORMAT(1H0,32H TRIGGERED BY (DECIMAL) OP CCDE ,14)
2554 CALL HEADER
2555 WRITE(6,124)
2556 WRITE(6,104)
2557 K=NCCSKL(I)
2558 DO 304 J=1,K
2559 II=CCSLCC(I,J)
2560 III=IIMAINM(II)
2561 304 WRITE(6,105) II,III
2562 303 CONTINUE
2563 C
2564 C * * * * *
2565 C TIME SNAP KEYS ARE CHECKED
2566 C * * * * *
2567 C * * * * *

```

2599 CC 404 I=1,NTSK
2600 IF(.NOT.LISNAP(I)) GO TO 404
2601 F(TIMBC-TSK(I)) 404,405,405
2602 TSNAP(I)=.FALSE.
2603 WRITE(5,101)
2604 WRITE(5,125)
2605 WRITE(6,114) TSK(I)
2606 FORMAT(IH0,3H TRIGGERED BY PROGRAM ELAPSED TIME ,F12.3,6H MSEC.)
2607 CALL HEADER
2608 WRITE(6,124)
2609 WRITE(6,104)
2610 K=NTSK(I)
2611 CC 406 J=1,K
2612 II=TSLOC(I,J)
2613 III=IMAINV(II)
2614 WRITE(6,105) II,III
2615 406 CONTINUE
2616 C
2617 C
2618 C
2619 C
2620 C
2621 C
2622 C
2623 C
2624 C
2625 C
2626 C
2627 C
2628 C
2629 C
2630 C
2631 C
2632 C
2633 C
2634 C
2635 C
2636 C
2637 C
2638 C
2639 C
2640 C
2641 C
2642 C
2643 C
2644 C
2645 C
2646 C
2647 C
2648 C
2649 C
2650 C
2651 C
2652 C
2653 C
2654 C
2655 C
2656 C
2657 C
2658 C
2659 C
2660 C
2661 C
2662 C
2663 C
2664 C
2665 C
2666 C
2667 C
2668 C
2669 C
2670 C
2671 C
2672 C
2673 C
2674 C
2675 C
2676 C
2677 C
2678 C
2679 C
2680 C
2681 C
2682 C
2683 C
2684 C
2685 C
2686 C
2687 C
2688 C
2689 C
2690 C
2691 C
2692 C
2693 C
2694 C
2695 C
2696 C
2697 C
2698 C
2699 C
2700 C
2701 C
2702 C
2703 C
2704 C
2705 C
2706 C
2707 C
2708 C
2709 C
2710 C
2711 C
2712 C
2713 C
2714 C
2715 C
2716 C
2717 C
2718 C
2719 C
2720 C
2721 C
2722 C
2723 C
2724 C
2725 C
2726 C
2727 C
2728 C
2729 C
2730 C
2731 C
2732 C
2733 C
2734 C
2735 C
2736 C
2737 C
2738 C
2739 C
2740 C
2741 C
2742 C
2743 C
2744 C
2745 C
2746 C
2747 C
2748 C
2749 C
2750 C
2751 C
2752 C
2753 C
2754 C
2755 C
2756 C
2757 C
2758 C
2759 C
2760 C
2761 C
2762 C
2763 C
2764 C
2765 C
2766 C
2767 C
2768 C
2769 C
2770 C
2771 C
2772 C
2773 C
2774 C
2775 C
2776 C
2777 C
2778 C
2779 C
2780 C
2781 C
2782 C
2783 C
2784 C
2785 C
2786 C
2787 C
2788 C
2789 C
2790 C
2791 C
2792 C
2793 C
2794 C
2795 C
2796 C
2797 C
2798 C
2799 C
2800 C
2801 C
2802 C
2803 C
2804 C
2805 C
2806 C
2807 C
2808 C
2809 C
2810 C
2811 C
2812 C
2813 C
2814 C
2815 C
2816 C
2817 C
2818 C
2819 C
2820 C
2821 C
2822 C
2823 C
2824 C
2825 C
2826 C
2827 C
2828 C
2829 C
2830 C
2831 C
2832 C
2833 C
2834 C
2835 C
2836 C
2837 C
2838 C
2839 C
2840 C
2841 C
2842 C
2843 C
2844 C
2845 C
2846 C
2847 C
2848 C
2849 C
2850 C
2851 C
2852 C
2853 C
2854 C
2855 C
2856 C
2857 C
2858 C
2859 C
2860 C
2861 C
2862 C
2863 C
2864 C
2865 C
2866 C
2867 C
2868 C
2869 C
2870 C
2871 C
2872 C
2873 C
2874 C
2875 C
2876 C
2877 C
2878 C
2879 C
2880 C
2881 C
2882 C
2883 C
2884 C
2885 C
2886 C
2887 C
2888 C
2889 C
2890 C
2891 C
2892 C
2893 C
2894 C
2895 C
2896 C
2897 C
2898 C
2899 C
2900 C
2901 C
2902 C
2903 C
2904 C
2905 C
2906 C
2907 C
2908 C
2909 C
2910 C
2911 C
2912 C
2913 C
2914 C
2915 C
2916 C
2917 C
2918 C
2919 C
2920 C
2921 C
2922 C
2923 C
2924 C
2925 C
2926 C
2927 C
2928 C
2929 C
2930 C
2931 C
2932 C
2933 C
2934 C
2935 C
2936 C
2937 C
2938 C
2939 C
2940 C
2941 C
2942 C
2943 C
2944 C
2945 C
2946 C
2947 C
2948 C
2949 C
2950 C
2951 C
2952 C
2953 C
2954 C
2955 C
2956 C
2957 C
2958 C
2959 C
2960 C
2961 C
2962 C
2963 C
2964 C
2965 C
2966 C
2967 C
2968 C
2969 C
2970 C
2971 C
2972 C
2973 C
2974 C
2975 C
2976 C
2977 C
2978 C
2979 C
2980 C
2981 C
2982 C
2983 C
2984 C
2985 C
2986 C
2987 C
2988 C
2989 C
2990 C
2991 C
2992 C
2993 C
2994 C
2995 C
2996 C
2997 C
2998 C
2999 C
3000 C
3001 C
3002 C
3003 C
3004 C
3005 C
3006 C
3007 C
3008 C
3009 C
3010 C
3011 C
3012 C
3013 C
3014 C
3015 C
3016 C
3017 C
3018 C
3019 C
3020 C
3021 C
3022 C
3023 C
3024 C
3025 C
3026 C
3027 C
3028 C
3029 C
3030 C
3031 C
3032 C
3033 C
3034 C
3035 C
3036 C
3037 C
3038 C
3039 C
3040 C
3041 C
3042 C
3043 C
3044 C
3045 C
3046 C
3047 C
3048 C
3049 C
3050 C
3051 C
3052 C
3053 C
3054 C
3055 C
3056 C
3057 C
3058 C
3059 C
3060 C
3061 C
3062 C
3063 C
3064 C
3065 C
3066 C
3067 C
3068 C
3069 C
3070 C
3071 C
3072 C
3073 C
3074 C
3075 C
3076 C
3077 C
3078 C
3079 C
3080 C
3081 C
3082 C
3083 C
3084 C
3085 C
3086 C
3087 C
3088 C
3089 C
3090 C
3091 C
3092 C
3093 C
3094 C
3095 C
3096 C
3097 C
3098 C
3099 C
3100 C
3101 C
3102 C
3103 C
3104 C
3105 C
3106 C
3107 C
3108 C
3109 C
3110 C
3111 C
3112 C
3113 C
3114 C
3115 C
3116 C
3117 C
3118 C
3119 C
3120 C
3121 C
3122 C
3123 C
3124 C
3125 C
3126 C
3127 C
3128 C
3129 C
3130 C
3131 C
3132 C
3133 C
3134 C
3135 C
3136 C
3137 C
3138 C
3139 C
3140 C
3141 C
3142 C
3143 C
3144 C
3145 C
3146 C
3147 C
3148 C
3149 C
3150 C
3151 C
3152 C
3153 C
3154 C
3155 C
3156 C
3157 C
3158 C
3159 C
3160 C
3161 C
3162 C
3163 C
3164 C
3165 C
3166 C
3167 C
3168 C
3169 C
3170 C
3171 C
3172 C
3173 C
3174 C
3175 C
3176 C
3177 C
3178 C
3179 C
3180 C
3181 C
3182 C
3183 C
3184 C
3185 C
3186 C
3187 C
3188 C
3189 C
3190 C
3191 C
3192 C
3193 C
3194 C
3195 C
3196 C
3197 C
3198 C
3199 C
3200 C
3201 C
3202 C
3203 C
3204 C
3205 C
3206 C
3207 C
3208 C
3209 C
3210 C
3211 C
3212 C
3213 C
3214 C
3215 C
3216 C
3217 C
3218 C
3219 C
3220 C
3221 C
3222 C
3223 C
3224 C
3225 C
3226 C
3227 C
3228 C
3229 C
3230 C
3231 C
3232 C
3233 C
3234 C
3235 C
3236 C
3237 C
3238 C
3239 C
3240 C
3241 C
3242 C
3243 C
3244 C
3245 C
3246 C
3247 C
3248 C
3249 C
3250 C
3251 C
3252 C
3253 C
3254 C
```

```

2638 412 J=1,K
2639 II=RCSLCC(I,J)
2640 III=IMAINV(II)
2641 412 WRITE(6,105) II,III
2642 306 CONTINUE
2643 C
2644 490 GO TO (409,413,413,408,408,408),IJ
2645 C
2646 C * * * * *
2647 C REGISTER OPERAND 2 ADDRESS KEY IS CHECKED
2648 C * * * * *
2649 C
2650 413 IF(.NOT.RASNAP) GO TO 414
2651 DO 307 I=1,NRASK
2652 IFRASK(I).NE.ISEGT(3)) GO TO 307
2653 WRITE(6,101)
2654 WRITE(6,125)
2655 WRITE(6,115) RASK(I)
2656 CALL HEADER
2657 WRITE(6,124)
2658 WRITE(6,104)
2659 K=NRASKL(I)
2660 DO 415 J=1,K
2661 II=RASLCC(I,J)
2662 III=IMAINV(II)
2663 415 WRITE(6,105) II,III
2664 307 CONTINUE
2665 C
2666 C * * * * *
2667 C REGISTER OPERAND 2 KEY IS CHECKED
2668 C * * * * *
2669 C
2670 414 IF(.NOT.RASNAP) GO TO 491
2671 DO 308 I=1,NRCSK
2672 IFRCSKA(I).NE.ISEGT(3)) GO TO 308
2673 IFRCSK(I).NE.ISPM(IMN)) GO TO 308
2674 WRITE(6,101)
2675 WRITE(6,125)
2676 WRITE(6,116) RCSK(I),RCSKA(I)
2677 CALL HEADER
2678 WRITE(6,124)
2679 WRITE(6,104)
2680 K=NRCSKL(I)
2681 DO 416 J=1,K
2682 II=RCSLCC(I,J)
2683 III=IMAINV(II)
2684 416 WRITE(6,105) II,III
2685 308 CONTINUE
2686 C
2687 491 GO TO (409,409,408,408,408,408),IJ
2688 C
2689 C * * * * *
2690 C MEMORY OPERAND III ADDRESS KEY IS CHECKED
2691 C * * * * *
2692 C
2693 408 IIII=1
2694 493 IF(.NOT.MASNAP) GO TO 492
2695 DO 309 I=1,NRASK
2696 IFRASK(I).NE.IADR(IIII)) GO TO 309
2697 WRITE(6,101)
2698 WRITE(6,125)
2699 WRITE(6,117) RASK(I)

```

```

2701 CALL HEADER
2702 WRITE(6,124)
2703 WRITE(6,134)
2704 WRITE(6,134)
2705 DO 417 J=1,K
2706 II=MASLCC(I,J)
2707 III=IVAINM(II)
2708 417 WRITE(6,135) II,III
2709 309 CONTINUE
2710 C
2711 C * * * * *
2712 C MEMORY OPERAND IIII KEY IS CHECKED
2713 C * * * * *
2714 C
2715 492 IF(.NOT.MCSNAP) GO TO 494
2716 DO 310 I=1,NMCSK
2717 IF(MCSKA(I).NE.IACR(IIII)) GO TO 310
2718 IF(MCSK(II).NE.ICPRNC(IIII)) GO TO 310
2719 WRITE(6,121)
2720 WRITE(6,125)
2721 WRITE(6,118) MCSK(II),MCSKA(II)
2722 118 FORMAT(1D,29F TRIGGERED BY MEMORY OPERAND ,011,13H AT LOCATION ,I
2723 16)
2724 CALL HEADER
2725 WRITE(6,124)
2726 WRITE(6,134)
2727 K=MOSK(II)
2728 DO 418 J=1,K
2729 II=MCSLCC(I,J)
2730 III=IVAINM(II)
2731 418 WRITE(6,135) II,III
2732 310 CONTINUE
2733 C
2734 494 IIII=IIII+1
2735 IF (IIII.EQ.2).AND.(IJ.EQ.6)) GO TO 493
2736 C
2737 409 RETURN
2738 END
2739 $12FTC TRACRS DECK
2740 SUBROUTINE TRACRC
2741 C
2742 C * * * * *
2743 C DIMENSION TRACE VARIABLES AND DEFINE COMMON
2744 C * * * * *
2745 C
2746 LOGICAL TRACE
2747 LOGICAL FTRACE,TITRAC,KTRACE,
2748 1 PCTRAC,CCTRAC,ITRACE,LTTRAC(9),MATRAC,RATRAC,MOTRAC,ROTRAC
2749 1 PCTRAC,NPCTRAC,NPCTK,NIPCTRAC,NPCTK,NOCTRAC,NOCTRAC,NIOCTRAC,
2750 1 INTEGER PCTRK(9),NIPCTRK(9),CCTRK(9),NIOCTRK(9),NIITK(9),
2751 1 MATK(9),NIMATK(9),RATK(9),NIRATK(9),
2752 1 ROTKA(9),VOTK(9),NINOTK(9),ROTKA(9),ROTK(9),NIROTK(9)
2753 1 REAL TTK(9)
2754 C
2755 COMMON /TR/TRACE,FTRACE,TITRAC,TRTI,TSTRT,TSTPT,KTRACE
2756 1 /KT/PCTRAC,NPCTRAC,NPCTK,NIPCTRAC,NPCTK,NOCTRAC,NOCTRAC,NIOCTRAC,
2757 1 MATRAC,NMATK,MATK,NIMATK,RATRAC,NRATK,RATK,NIRATK,
2758 1 TTRACE,NTTK,TTK,NIITK,LTTRAC,
2759 1 PCTRAC,NPCTRAC,NPCTK,NIPCTRAC,NPCTK,NOCTRAC,NOCTRAC,NIOCTRAC,
2760 1 ROTKA,ROTK,NIROTK,ROTKA,ROTK,NIRATK,
2761 1
2762 C
2763 C * * * * *
2764 C
2765 C * * * * *
2766 C
2767 C * * * * *
2768 C
2769 C * * * * *
2770 C
2771 C * * * * *
2772 C
2773 C * * * * *
2774 C
2775 C * * * * *
2776 C
2777 C * * * * *
2778 C
2779 C * * * * *
2780 C
2781 C * * * * *
2782 C
2783 C * * * * *
2784 C
2785 C * * * * *
2786 C
2787 C * * * * *
2788 C
2789 C * * * * *
2790 C
2791 C * * * * *
2792 C
2793 C * * * * *
2794 C
2795 C * * * * *
2796 C
2797 C * * * * *
2798 C
2799 C * * * * *
2800 C
2801 C * * * * *
2802 C
2803 C * * * * *
2804 C
2805 C * * * * *
2806 C
2807 C * * * * *
2808 C
2809 C * * * * *
2810 C
2811 C * * * * *
2812 C
2813 C * * * * *
2814 C
2815 C * * * * *
2816 C
2817 C * * * * *
2818 C
2819 C * * * * *
2820 C
2821 C * * * * *
2822 C
2823 C * * * * *
2824 C
2825 C * * * * *
2826 C
2827 C * * * * *
2828 C
2829 C * * * * *
2830 C
2831 C * * * * *
2832 C
2833 C * * * * *
2834 C
2835 C * * * * *
2836 C
2837 C * * * * *
2838 C
2839 C * * * * *
2840 C
2841 C * * * * *
2842 C
2843 C * * * * *
2844 C
2845 C * * * * *
2846 C
2847 C * * * * *
2848 C
2849 C * * * * *
2850 C
2851 C * * * * *
2852 C
2853 C * * * * *
2854 C
2855 C * * * * *
2856 C
2857 C * * * * *
2858 C
2859 C * * * * *
2860 C
2861 C * * * * *
2862 C
2863 C * * * * *
2864 C
2865 C * * * * *
2866 C
2867 C * * * * *
2868 C
2869 C * * * * *
2870 C
2871 C * * * * *
2872 C
2873 C * * * * *
2874 C
2875 C * * * * *
2876 C
2877 C * * * * *
2878 C
2879 C * * * * *
2880 C
2881 C * * * * *
2882 C
2883 C * * * * *
2884 C
2885 C * * * * *
2886 C
2887 C * * * * *
2888 C
2889 C * * * * *
2890 C
2891 C * * * * *
2892 C
2893 C * * * * *
2894 C
2895 C * * * * *
2896 C
2897 C * * * * *
2898 C
2899 C * * * * *
2900 C
2901 C * * * * *
2902 C
2903 C * * * * *
2904 C
2905 C * * * * *
2906 C
2907 C * * * * *
2908 C
2909 C * * * * *
2910 C
2911 C * * * * *
2912 C
2913 C * * * * *
2914 C
2915 C * * * * *
2916 C
2917 C * * * * *
2918 C
2919 C * * * * *
2920 C
2921 C * * * * *
2922 C
2923 C * * * * *
2924 C
2925 C * * * * *
2926 C
2927 C * * * * *
2928 C
2929 C * * * * *
2930 C
2931 C * * * * *
2932 C
2933 C * * * * *
2934 C
2935 C * * * * *
2936 C
2937 C * * * * *
2938 C
2939 C * * * * *
2940 C
2941 C * * * * *
2942 C
2943 C * * * * *
2944 C
2945 C * * * * *
2946 C
2947 C * * * * *
2948 C
2949 C * * * * *
2950 C
2951 C * * * * *
2952 C
2953 C * * * * *
2954 C
2955 C * * * * *
2956 C
2957 C * * * * *
2958 C
2959 C * * * * *
2960 C
2961 C * * * * *
2962 C
2963 C * * * * *
2964 C
2965 C * * * * *
2966 C
2967 C * * * * *
2968 C
2969 C * * * * *
2970 C
2971 C * * * * *
2972 C
2973 C * * * * *
2974 C
2975 C * * * * *
2976 C
2977 C * * * * *
2978 C
2979 C * * * * *
2980 C
2981 C * * * * *
2982 C
2983 C * * * * *
2984 C
2985 C * * * * *
2986 C
2987 C * * * * *
2988 C
2989 C * * * * *
2990 C
2991 C * * * * *
2992 C
2993 C * * * * *
2994 C
2995 C * * * * *
2996 C
2997 C * * * * *
2998 C
2999 C * * * * *
3000 C

```

```

C * * * * * THE ONLY TRACE DIAGNOSTIC ALLOWED.
C * * * * *
C * * * * * READ 1001,FIRACE
C * * * * * IF(FIRACE) GO TO 2010
C * * * * *
C * * * * * THE PRESENCE/ABSENCE OF AN INTERVAL TRACE IS READ HERE AND
C * * * * * APPROPRIATE DATA IS READ IF DIAGNOSTIC IS ALLOWED.
C * * * * *
C * * * * * READ 1001,TITRAC
C * * * * * IF(.NOT.TITRAC) GO TO 2011
C * * * * * READ 1008,TITI,TSTRT,TSTPT
C * * * * * 1008 FORMAT(3F12.3)
C * * * * *
C * * * * * THE KEYEDTRACE/NOKEYED TRACE VARIABLE IS READ HERE. IF KEYED
C * * * * * TRACES ARE PRESENT, THE KEYS ARE READ ALONG WITH APPROPRIATE
C * * * * * DIAGNOSTIC DATA.
C * * * * *
C * * * * * 011 READ 1009,CCTK(I),NIPCTK(I)
C * * * * * IF(.NOT.CCTK(I)) GO TO 2010
C * * * * *
C * * * * * CHECK FOR PRESENCE/ABSENCE OF P-COUNTER-KEYED TRACE.
C * * * * *
C * * * * * READ 1002,NPCTK
C * * * * * IF(.NOT.NPCTK) GO TO 2012
C * * * * * READ 1002,NPCTK
C * * * * * 1002 FORMAT(15)
C * * * * * DO 404 I=1,NPCTK
C * * * * * 404 READ 1009,CCTK(I),NIPCTK(I)
C * * * * * 1009 FORMAT(16,14)
C * * * * *
C * * * * * CHECK FOR PRESENCE/ABSENCE OF OP-CODE-KEYED TRACE.
C * * * * *
C * * * * * READ 1001,OCCTK
C * * * * * IF(.NOT.OCCTRAC) GO TO 2013
C * * * * * READ 1002,NCCTK
C * * * * * DO 405 I=1,NCCTK
C * * * * * 405 READ 1010,OCCTK(I),NIOCTK(I)
C * * * * * 1010 FORMAT(14,14)
C * * * * *
C * * * * * CHECK FOR PRESENCE/ABSENCE OF TIME-KEYED TRACE.
C * * * * *
C * * * * * READ 1001,TTRAC
C * * * * * IF(.NOT.TTRACE) GO TO 2014
C * * * * * READ 1002,NTTK
C * * * * * DO 406 I=1,NTTK
C * * * * * 406 TTRAC(I)=TTRDE.
C * * * * * DO 406 I=1,NTTK
C * * * * * 406 READ 1011,TTK(I),NIUTK(I)
C * * * * * 1011 FORMAT(12.3,14)

```

2833 C * * * * * CHECK FOR PRESENCE/ABSENCE OF MEMORY ADDRESS-KEYED TRACE.
2834 C * * * * *
2835 C * * * * *
2836 C * * * * *
2837 C * * * * *
2838 C * * * * *
2839 C * * * * *
2840 C * * * * *
2841 C * * * * *
2842 C * * * * *
2843 C * * * * *
2844 C * * * * *
2845 C * * * * *
2846 C * * * * *
2847 C * * * * *
2848 C * * * * *
2849 C * * * * *
2850 C * * * * *
2851 C * * * * *
2852 C * * * * *
2853 C * * * * *
2854 C * * * * *
2855 C * * * * *
2856 C * * * * *
2857 C * * * * *
2858 C * * * * *
2859 C * * * * *
2860 C * * * * *
2861 C * * * * *
2862 C * * * * *
2863 C * * * * *
2864 C * * * * *
2865 C * * * * *
2866 C * * * * *
2867 C * * * * *
2868 C * * * * *
2869 C * * * * *
2870 C * * * * *
2871 C * * * * *
2872 C * * * * *
2873 C * * * * *
2874 C * * * * *
2875 C * * * * *
2876 C * * * * *
2877 C * * * * *
2878 C * * * * *
2879 C * * * * *
2880 C * * * * *
2881 C * * * * *
2882 C * * * * *
2883 C * * * * *
2884 C * * * * *
2885 C * * * * *
2886 C * * * * *
2887 C * * * * *
2888 C * * * * *
2889 C * * * * *
2890 C * * * * *
2891 C * * * * *
2892 C * * * * *
2893 C * * * * *

2014 END 1001, MATRAC
IF(.NOT. MATRAC) GO TO 2015
READ 1002, MATRAC
DO 407 I=1, MATRAC
407 READ 1009, MATRAC(I), NIMATK(I)
2015 READ 1001, MATRAC
IF(.NOT. MATRAC) GO TO 2016
READ 1002, MATRAC
DO 408 I=1, MATRAC
408 READ 1010, MATRAC(I), NIMATK(I)
2016 READ 1001, MATRAC
IF(.NOT. MATRAC) GO TO 2017
READ 1002, MATRAC
DO 409 I=1, MATRAC
409 READ 1012, MATRAC(I), MOTK(I), NIMOTK(I)
1012 FORMAT(15, C11, 14)
2017 READ 1001, MATRAC
IF(.NOT. MATRAC) GO TO 2010
READ 1002, MATRAC
DO 410 I=1, MATRAC
410 READ 1012, MATRAC(I), ROTK(I), NIROTK(I)
2010 RETURN
END
\$10FTC TRACSR DECK
SUBROUTINE TRACEX
LOGICAL FTRACE, TITRAC, KTRACE,
PCTRAC, CCTRAC, TTRAC, LTTRAC(9), MATRAC, RATRAC, MOTRAC, ROTRAC
INTEGER PCTK(9), NIPCTK(9), OCTK(9), NIOCTK(9), NITK(9),
MJK(9), NIMATK(9), RATK(9), NIMATK(9),
MCTKA(9), MOTKA(9), NIROTK(9), ROTKA(9), NIROTK(9)
REAL TTK(9)
COMMON /TR/ TRACE, FTRACE, TITRAC, TTK, TSTRT, TSTPT, KTRACE
/XT/ PCTRAC, NIPCTK, PCTK, NIPCTK, CCTRAC, NIOCTK, OCTK, NIOCTK,
MCTRAC, NIMATK, MATK, NIMATK, RATRAC, RATRAC, RATK, RATK, NIROTK,
TTRACE, NITK, TTK, NITK, LTTRAC,
MCTK, MOTK, NIROTK, ROTK, NIROTK,
MCTKA, MOTKA, NIROTK, ROTKA, NIROTK,
REAL TTK(9)
COMMON /TR/ TRACE, FTRACE, TITRAC, TTK, TSTRT, TSTPT, KTRACE
/XT/ PCTRAC, NIPCTK, PCTK, NIPCTK, CCTRAC, NIOCTK, OCTK, NIOCTK,
MCTRAC, NIMATK, MATK, NIMATK, RATRAC, RATRAC, RATK, RATK, NIROTK,
TTRACE, NITK, TTK, NITK, LTTRAC,
MCTK, MOTK, NIROTK, ROTK, NIROTK,
MCTKA, MOTKA, NIROTK, ROTKA, NIROTK,
REAL TTK(9)


```

2902      COMMON /UARRAY/ ISEGTA(20),TIME(10),CLASS(10),INSDAT( 26,5),
2903      IINSPAR(5,20),IPCCTR(5),IFPCTR(5),ISCD(5,20),IADR(3),ISPM(64),
2904      IHALFW(6),JSTACK(5,6),IM4INM(4096)
2905      EQUIVALENCE (INACCR,ISPM(25))
2906
2907      C * * * * * " * * * * *
2908      C IF A FULL TRACE DIAGNOSTIC IS IN EFFECT, THE REGISTER TRACE IS
2909      C PERFORMED AND ANY OTHER TRACE DIAGNOSTICS ARE NOT ALLOWED.
2910      C * * * * * " * * * * *
2911      C
2912      IF (.NOT.FTRACE) GO TO 600
2913      WRITE(6,701)
2914      701 FORMAT(1H1,50H ***** DIAGNOSTICS ***** )
2915      WRITE(6,702)
2916      702 FORMAT(1H0,38H A FULL TRACE DIAGNOSTIC IS IN EFFECT.)
2917      CALL HEACER
2918      GO TO 597
2919
2920      C * * * * * " * * * * *
2921      C THE TIME-INTERVAL-TRACE KEYS ARE CHECKED AND APPROPRIATE
2922      C VARIABLES ARE UPDATED IF A TRACE IS PERFORMED.
2923      C * * * * * " * * * * *
2924      C
2925      600 IF (.NOT.TITRAC) GO TO 605
2926      IF (ITSTR-TIMRG) 602,602,605
2927      602 TSTR=TSIRT+TRI
2928      IF (ITCNR.EC.0) ITCNR=ITCNR+1
2929      IF (ITSTP-TSIRT) 604,630,630
2930      604 TITRAC=.FALSE.
2931      630 GO TO 600
2932
2933      C * * * * * " * * * * *
2934      C THE PRESENCE/AESENCE OF ANY KEYED TRACES IS CHECKED
2935      C * * * * * " * * * * *
2936      C
2937      605 IF (.NOT.KIRACE) GO TO 658
2938
2939      C * * * * * " * * * * *
2940      C INSTRUCTION ADDRESS(PCOUNTER) TRACE KEYS ARE CHECKED
2941      C * * * * * " * * * * *
2942      C
2943      IF (.NOT.PCTRAC) GO TO 606
2944      DO 607 I=1,NPCTK
2945      IF (PCTK(I).EQ.INACCR).AND.(NIPCTK(I).GT.ITCNR)) ITCNR=NIPCTK(I)
2946      607 CONTINUE
2947
2948      C * * * * * " * * * * *
2949      C CP CCDE TRACE KEYS ARE CHECKED
2950      C * * * * * " * * * * *
2951      C
2952      605 IF (.NOT.CCTRAC) GO TO 608
2953      DO 609 I=1,NCCTK
2954      IF (CCTK(I).EQ.ISEGTA(1)).AND.(NIOCTK(I).GT.ITCNR)) ITCNR=NIOCTK
2955      I(I)
2956      609 CONTINUE
2957
2958      C * * * * * " * * * * *
2959      C TING TRACE KEYS ARE CHECKED
2960      C * * * * * " * * * * *
2961      C
2962      608 IF (.NOT.TITRAC) GO TO 610
2963      GO ALL I=1,NIP

```

```

612 LTTRAC(I)=.FALSE.
613 IF (NOT (RATRAC).AND.(NOT.MATRAC).AND.(NOT.MOTRAC).AND.(NOT.RCT
      1RAC)) GO TO 698
      K=ISEGTA(I)
      IJ=ICPOC(K)
      IF (IJ.LT.1) GO TO 698
      GO TO (613,613,613,613,614,614),IJ
      C ** * * * * * * * * * * * * * * * * * * * * * *
      C REGISTER OPERAND 1 ADDRESS KEY IS CHECKED
      C ** * * * * * * * * * * * * * * * * * * * * * *
      C ** * * * * * * * * * * * * * * * * * * * * * *
      C 613 IF (.NOT.RATRAC) GO TO 615
      C DO 616 I=1,NRATK
      C IF ((RATK(I).EQ.ISEGTA(2)).AND.(NIRATK(I).GT.ITCNR)) ITCNR=NIRATK
      C 1(I)
      C 616 CONTINUE
      C ** * * * * * * * * * * * * * * * * * * * * * *
      C REGISTER OPERAND 1 KEY IS CHECKED
      C ** * * * * * * * * * * * * * * * * * * * * * *
      C ** * * * * * * * * * * * * * * * * * * * * * *
      C 615 IF (.NOT.RATRAC) GO TO 617
      C DO 618 I=1,NROTK
      C IF ((ROTK(I).EQ.ISEGTA(2)).AND.(ROTK(I).EQ.ISPM(IMN)).AND.(NIROTK(
      C 1I).GT.ITCNR)) ITCNR=NIROTK(I)
      C 618 CONTINUE
      C ** * * * * * * * * * * * * * * * * * * * * * *
      C 617 GO TO (698,619,619,614,614),IJ
      C ** * * * * * * * * * * * * * * * * * * * * * *
      C REGISTER OPERAND 2 ADDRESS KEY IS CHECKED
      C ** * * * * * * * * * * * * * * * * * * * * * *
      C ** * * * * * * * * * * * * * * * * * * * * * *
      C 619 IF (.NOT.RATRAC) GO TO 620
      C DO 621 I=1,NRATK
      C IF ((RATK(I).EQ.ISEGTA(3)).AND.(NIRATK(I).GT.ITCNR)) ITCNR=NIRATK
      C 1(I)
      C 621 CONTINUE
      C ** * * * * * * * * * * * * * * * * * * * * * *
      C REGISTER OPERAND 2 KEY IS CHECKED
      C ** * * * * * * * * * * * * * * * * * * * * * *
      C ** * * * * * * * * * * * * * * * * * * * * * *
      C 620 IF (.NOT.RCTRAC) GO TO 622
      C DO 623 I=1,NRCTK
      C IF ((RCTK(I).EQ.ISEGTA(3)).AND.(ROTK(I).EQ.ISPM(IMN)).AND.(NIROTK(
      C 1I).GT.ITCNR)) ITCNR=NIROTK(I)
      C 623 CONTINUE
      C ** * * * * * * * * * * * * * * * * * * * * * *
      C 622 GO TO (698,698,614,614,614,614),IJ

```

```

3035 1K(I)
3036 627 CONTINUE
3037 C
3038 C * * * * *
3039 C MEMORY OPERAND I111 KEY IS CHECKED
3040 C * * * * *
3041 C
3042 626 IF (.NOT.MOTRAC) GO TO 628
3043 CC 629 I=I.NMOTK
3044 IF((MOTK(I)).EQ.IADR(I111)).AND.(MOTK(I).EQ.IOPRND(I111)).AND.(NIM
3045 I1TK(I).GT.ITCNR)) ITCNR=NIMOTK(I)
3046 629 CONTINUE
3047 C
3048 628 I111=I111+1
3049 IF ((I111.EQ.2).AND.(I1.EQ.6)) GO TO 625
3050 C
3051 C * * * * *
3052 C ITCNR IS A COUNTER INDICATING THE CURRENT NUMBER OF SUCCESSIVE
3053 C INSTRUCTIONS TO BE TRACED.
3054 C IF ITCNR=0, NO TRACE HAS BEEN REQUESTED.
3055 C * * * * *
3056 C
3057 698 IF (ITCNR.LT.1) GO TO 699
3058 ITCNR=ITCNR+1
3059 WRITE(6,701)
3060 WRITE(6,704)
3061 704 FORMAT(1P,15H TRACE REQUEST.)
3062 CALL HEADER
3063 697 WRITE(6,703)
3064 703 FORMAT(1P,66H THE CURRENT (OCTAL) CONTENTS OF THE SPM REGISTERS A
3065 1RE AS FOLLOWS.)
3066 WRITE(6,758)
3067 758 FORMAT(1P,12HSPM LOCATION,1X,14HOCTAL CONTENTS,3X,12HSPM LOCATION
3068 1,1X,14HOCTAL CONTENTS,3X,12HSPM LOCATION,1X,14HOCTAL CONTENTS,3X,1
3069 12HSPM LOCATION,1X,14HOCTAL CONTENTS)
3070 CC 759 I=1,25,4
3071 I1=I-1
3072 I11=I+1
3073 I111=I+2
3074 I1111=I+3
3075 759 WRITE(6,750)I1,ISPM(I1),I,ISPM(I11),I11,ISPM(I111),I111,ISPM(I1111)
3076 760 FORMAT(1H0,3 (I3,015,12X),13,015)
3077 C
3078 699 RETURN
3079 END
3080 SUBTFC SPMORS DECK
3081 SUPROUTINE SPMCRS
3082 C
3083 C * * * * *
3084 C DIMENSION SPM CUMP VARIABLES AND DEFINE COMMON
3085 C * * * * *
3086 C
3087 C LOGICAL SPMC
3088 LOGICAL PCSPMD,CCSPMD,TSPMD,LTDK(9),MASPMD,RASPMO,MOSPMO,ROSPMD
3089 INTEGER MCKA(9),CCKA(9),PACK(9),R4DK(9),
3090 1 REAL TDK(9)
3091 COMMON /SP/SPMD,PCSPMD,NPCK,PCDK,DCSPMD,RCCK,DCCK
3092 1 /MASPMD,NMCK,PACK,RASPMO,NRICK,R4DK,ISPMO,NIDK,TDK,LTDK
3093 1 /ROSPMD,NMCK,MCKA,RCK,R4DK,ROSPMD,NIDK,ROCK,RCK

```

```

3097 C * * * * *
3098 C * * * * *
3099 C * * * * * ACQUIRED SPM-DUMP/NO-SPM-DUMP VARIABLE IS READ HERE.
3100 C * * * * *
3101 C * * * * *
3102 C * * * * * READ 1001,SPMC
3103 C * * * * * 1001 FORMAT(15)
3104 C * * * * * IF(.NOT.SPMO) GO TO 2018
3105 C * * * * *
3106 C * * * * *
3107 C * * * * * CHECK FOR PRESENCE/ABSENCE OF PCOUNTER-KEYED SPM DUMP.
3108 C * * * * *
3109 C * * * * *
3110 C * * * * * READ 1001,PCSPMC
3111 C * * * * * IF(.NOT.PCSPMC) GO TO 2019
3112 C * * * * * READ 1002,NPCCK
3113 C * * * * * 1002 FORMAT(15)
3114 C * * * * * READ 1013,(PCCK(I),I=1,NPCCK)
3115 C * * * * * 1013 FORMAT(9I5)
3116 C * * * * *
3117 C * * * * *
3118 C * * * * * CHECK FOR PRESENCE/ABSENCE OF OP-CODE-KEYED SPM DUMP.
3119 C * * * * *
3120 C * * * * *
3121 C * * * * * 2019 READ 1001,OCSPMC
3122 C * * * * * IF(.NOT.CCSPMC) GO TO 2020
3123 C * * * * * READ 1002,NCCCK
3124 C * * * * * READ 1013,(CCK(I),I=1,NCCCK)
3125 C * * * * *
3126 C * * * * *
3127 C * * * * * CHECK FOR PRESENCE/ABSENCE OF MEMORY-ADDRESS-KEYED SPM DUMP.
3128 C * * * * *
3129 C * * * * *
3130 C * * * * * 2020 READ 1001,MASPMC
3131 C * * * * * IF(.NOT.MASPMC) GO TO 2021
3132 C * * * * * READ 1002,NMACK
3133 C * * * * * READ 1013,(MACK(I),I=1,NMACK)
3134 C * * * * *
3135 C * * * * *
3136 C * * * * * CHECK FOR PRESENCE/ABSENCE OF REGISTER-ADDRESS-KEYED SPM DUMP.
3137 C * * * * *
3138 C * * * * *
3139 C * * * * * 2021 READ 1001,RASPMC
3140 C * * * * * IF(.NOT.RASPMC) GO TO 2022
3141 C * * * * * READ 1002,NRACK
3142 C * * * * * READ 1013,(RACK(I),I=1,NRACK)
3143 C * * * * *
3144 C * * * * *
3145 C * * * * * CHECK FOR PRESENCE/ABSENCE OF TIME-KEYED SPM DUMP.
3146 C * * * * *
3147 C * * * * *
3148 C * * * * * 2022 READ 1001,TSPMC
3149 C * * * * * IF(.NOT.TSPMC) GO TO 2023
3150 C * * * * * READ 1002,NTCK
3151 C * * * * * DO 400 I=1,NTCK
3152 C * * * * * 400 LTCK(I)=.TRUE.
3153 C * * * * * READ 1014,(TCK(I),I=1,NTCK)
3154 C * * * * * 1014 FORMAT(9F12.3)
3155 C * * * * *
3156 C * * * * *
3157 C * * * * * CHECK FOR PRESENCE/ABSENCE OF MEMORY-OPERAND-KEYED SPM DUMP.

```

```

3167 C CHECK FOR PRESENCE/ABSENCE OF REGISTER-OPERAND-KEYED SPM DUMP.
3168 C * * * * *
3169 C
3170 2024 READ 1001,RCSPMC
3171 IF(.NOT.NCSPMC) GO TO 2018
3172 READ 1002,NRCK
3173 READ 1015,(RCKA(I),RCK(I),I=1,NRCK)
3174
3175 2018 RETURN
3176 ENG
3177 $IFTC SPMCSR DECK
3178 SUBROUTINE SPMCEX
3179 C
3180 C * * * * *
3181 C DIMENSION SPM DUMP VARIABLES AND DEFINE COMMON
3182 C * * * * *
3183 C
3184 LOGICAL PCSPMC,CCSPMD,TSPMD,LTK(9),MASPMD,RASPMO,MOSPMO,ROSPMD
3185 INTEGER PCCK(9),CCCK(9),MACK(9),RADK(9),
3186 IMCKA(9),MOCK(9),ROCKA(9),ROCK(9)
3187 REAL TCK(9)
3188 C
3189 COMMON /SP/SPMC,PCSPMC,NPCK,PCCK,CCSPMD,NOCDK,CCCK
3190 1 ,MASPMD,NMACK,MACK,RASPMO,NRADK,RADK,TSPMD,NTOK,TOK,LTK
3191 1 ,MCSPMD,NMOCK,MOCKA,MOCK,ROSPMD,NROCK,ROCKA,ROCK
3192 1 /MW/FMPC,BLMPD,NELDK,BPCDK,BOSTAD,NBOL
3193 COMMON/DVAR/ ICPCCI(255),ITCNTR,IOFFST,IOPRAD(3)
3194 COMMON/UNCON/IFWA,IFOST,ITARG,IOPCW,IBIT,IPARS,IDATAS,IHW,MAXCOR,
3195 1 LOGC,MPCS,TIMBC,NRCODE,NSTAT,LBPS1,LBPS2,NULL,IONE,IT,
3196 1 CSLAS,ILC,INTCE,ICOUNT,EXTIME,TIMLIM,
3197 1 ILM,IPL,IERFLG,IRESID,
3198 1 LCRCUN,JIRGUN,MCNE,IFETC
3199 1,MAXNEG,MAXBIT
3200 COMMON /UARRAY/ ISEGT(20),TIME(10),CLASS(10),INSDAT(256,5),
3201 1 INSPAR(5,20),IPCTR(5),IPCTR(5),ISEGD(5,20),IADR(3),ISPM(64),
3202 1 HALFPA(6),ISTACK(5,6),IMAXIM(4096)
3203 EQUIVALENCE (INADDR,ISPM(25))
3204
3205 II=0
3206 C
3207 C * * * * *
3208 C INSTRUCTION ADDRESS(COUNTER) SPM DUMP KEYS ARE CHECKED
3209 C * * * * *
3210 C
3211 IF (.NOT.PCSPMD) GO TO 701
3212 DO 702 I=1,NPCK
3213 IF (PCCK(I).EQ.INADDR) II=1
3214 702 CONTINUE
3215 IF (II.GT.0) GO TO 798
3216 C
3217 C * * * * *
3218 C OP CODE SPM DUMP KEYS ARE CHECKED
3219 C * * * * *
3220 C
3221 701 IF (.NOT.CCSPMD) GO TO 703
3222 DO 704 I=1,NOCDK
3223 IF (ICCKA(I).EQ.CCCK(I)) II=1
3224 704 CONTINUE
3225 IF (II.GT.0) GO TO 798
3226 C
3227 C * * * * *

```

```

00000 * * * * * (.NOT.TSPMC) GO TO 705
00001 C
00002 706 I=I,NRACK
00003 IF (.NOT.LTRK(I)) GO TO 706
00004 IF (TIMPC-YER(I)) 708,707,707
00005 707 LTRK(I)=FALSE.
00006 II=1
00007 706 CONTINUE
00008 IF (II.GT.O) GO TO 798
00009 C
00010 * * * * * THE PRESENCE/AESENCE OF REGISTER OR MEMORY SPM DUMP KEYS IS
00011 C CHECKED AND BRANCH TO APPROPRIATE LOGIC IS TAKEN.
00012 C
00013 * * * * *
00014 C
00015 705 IF ((.NOT.MASPMC).AND.(.NOT.RASPMC).AND.(.NOT.WOSPMC).AND.(.NOT.RO
00016 LSPMC)) GO TO 799
00017 K=ISEGTA(1)
00018 LJ=ICPCC(K)
00019 IF (IJ.LT.1) GO TO 799
00020 GC TC (708,708,708,709,709),IJ
00021 C
00022 * * * * *
00023 C REGISTER OPERAND 1 ADDRESS KEY IS CHECKED
00024 C
00025 * * * * *
00026 C
00027 708 IF (.NOT.RASPMC) GO TO 710
00028 GC 711 I=1,NRACK
00029 IF (RACK(I).EQ.ISEGTA(2)) II=1
00030 711 CONTINUE
00031 IF (II.GT.O) GO TO 798
00032 C
00033 * * * * *
00034 C REGISTER OPERAND 1 KEY IS CHECKED
00035 C
00036 * * * * *
00037 C
00038 710 IF (.NOT.WOSPMC) GO TO 712
00039 GC 713 I=1,NRACK
00040 IF (ROCKA(I).EQ.ISEGTA(2)).AND.(ROCK(I).EQ.ISPM(IMM))) II=1
00041 713 CONTINUE
00042 IF (II.GT.O) GO TO 798
00043 C
00044 712 GC TC (799,714,714,709,709),IJ
00045 C
00046 * * * * *
00047 C REGISTER OPERAND 2 ADDRESS KEY IS CHECKED
00048 C
00049 * * * * *
00050 C
00051 714 IF (.NOT.RASPMC) GO TO 715
00052 GC 716 I=1,NRACK
00053 IF (RACK(I).EQ.ISEGTA(3)) II=1
00054 715 CONTINUE
00055 IF (II.GT.O) GO TO 798
00056 C
00057 * * * * *
00058 C REGISTER OPERAND 2 KEY IS CHECKED
00059 C
00060 * * * * *
00061 C
00062 717 IF (.NOT.RASPMC) GO TO 717

```

```

3299 C * * * * *
3300 C
3301 709 IIII=1
3302 723 IF (.NOT.WASPMO) GO TO 719
3303 CC 720 I=1,NACK
3304 IF (NACK(I).EQ.IACR(IIII)) II=1
3305 722 CONTINUE
3306 IF (II.GT.0) GO TO 798
3307 C
3308 C * * * * *
3309 C MEMORY OPERAND IIII KEY IS CHECKED
3310 C * * * * *
3311 C
3312 719 IF (.NOT.WASPMO) GO TO 722
3313 CC 721 I=1,NACK
3314 IF ((MOCKA(II).EQ.IACR(IIII)).AND.(MOCK(I).EQ.IOPRMO(IIII))) II=1
3315 721 CONTINUE
3316 IF (II.GT.0) GO TO 798
3317 C
3318 722 IIII=IIII+1
3319 IF (IIII.GT.2) GO TO 799
3320 GO TO 723
3321 C
3322 798 WRITE(6,750)
3323 750 FORMAT(1H,51H ***** DIAGNOSTICS ***** )
3324 WRITE(6,751)
3325 751 FORMAT(1H,18H SPM DUMP REQUEST.)
3326 CALL HEADER
3327 WRITE(6,750)
3328 758 FORMAT(1H,12HSPM LOCATION,1X,14HOCIAL CONTENTS,3X,12HSPM LOCATION
3329 1,1X,14HOCIAL CONTENTS,3X,12HSPM LOCATION,1X,14HOCIAL CONTENTS,3X,1
3330 12HSPY LOCATION,1X,14HOCIAL CONTENTS)
3331 CC 759 I=1,61,4
3332 II=I-1
3333 III=I+1
3334 IIII=I+2
3335 IIIII=I+3
3336 759 WRITE(6,750)II,I,ISPM(III),III,ISPM(IIII),IIII,ISPM(IIIIII)
3337 760 FORMAT(1H,58X,13,4X,011,12X,13,4X,011,12X,13,4X,011)
3338 C
3339 759 RETURN
3340 END
3341 $IRFIC MYDRSR DECK
3342 SUBROUTINE MMCFD
3343 C * * * * *
3344 C DIMENSION MM DUMP VARIABLES AND DEFINE COMMON
3345 C * * * * *
3346 C * * * * *
3347 C
3348 LOGICAL BLWME
3349 LOGICAL FMV
3350 INTEGER BPCK(9),BCSTAD(9),NBCL(9)
3351 C
3352 COMMON /SP/SPMC,PCSPMC,NPCK,PCCK,NCSPMC,NCCCK,CCCK
3353 1 ,WASPMO,NACK,NACK,RASPMO,NRACK,ACK,TSPMO,NTDK,TDK,LTOK
3354 1 ,NCSPMC,NPCK,NCKA,MOCK,ROSPMC,NRUCK,ROCKA,POCK
3355 1 /MM/FMV,ELWME,NPCK,SPCK,BCSTAD,NBCL
3356 C
3357 C * * * * *
3358 C THE BLWME-NACK-VENERY DUMP/13-PLUCK-VARY-VENERY DUMP VARIABLE
3359 C MUST BE IN THE DATA STREAM AND IS READ HERE. IF A BLOCK NW DUMP

```

3427 RETURN
3428 END

APPENDIX V. SAMPLE PROGRAM OUTPUT

This appendix contains a sample program printout which illustrates the various types of diagnostics and statistics which the SUMC simulator makes available to the user. The target program used in obtaining the printout consisted of diagnostic routines which are currently being used for checkout of the SUMC Breadboard System instruction set.

The sample program includes the following types of diagnostic printouts:

- TRACE - A time-keyed TRACE diagnostic was requested such that a printout of the contents of key target computer registers is obtained at simulated elapsed time 50320.000 msec and the TRACE would remain in effect for ten consecutive instructions.
- SPM DUMP - An op-code-keyed scratch pad memory dump was requested such that any halfword operations encountered during the simulation would trigger a dump of the contents of SPM prior to the instruction execution. The current SUMC instruction set includes five instructions which specify halfword operations; those are LH, CH, AH, SH and MH and their op codes are (hexadecimal) 48, 49, 4A, 4B and 4C, respectively.
- SNAP - A memory-address-keyed SNAP diagnostic was requested such that any target instructions addressing MM location 32 or MM location 96 would trigger a printout of the contents of MM locations 96 and 100 or MM locations 32 and 36, respectively. In this case, SNAP locations were chosen so that both the old and new program status words could be checked when a Supervisor Call (SVC) instruction is executed.

- BLOCK MM DUMP - A block dump of the contents of MM locations 24 through 137 was requested whenever the current value of the program counter was equal to 6956. This particular memory dump would allow the user to check current values of program status words residing in main memory.

The standard statistics table is shown at the conclusion of the program printout and the following information is supplied concerning the target program which has been simulated:

- Number of instructions of various classes which were executed.
- Time used in executing each class of instruction.
- Percentage of total time used in executing each class of instruction.
- Total number of target instructions executed.
- Total simulated elapsed time.

SDATA

INPUT DATA
FOR
SAMPLE PROGRAM

T
F
F
T
F
F
F
T
2
32 2
96 100
96 2
32 36

F
F
F
T
F
F
T
F
F

DIAGNOSTICS DATA

T
1
50320.000 10

F
F
F
F
T
F
T

5
72 73 74 75 76

F
F
F
F
F
T

1
6956 24 114

F

36 32
64 32758
0 32767
0

TARGET PARAMETERS

0
16
32
25

800

000000

0008 1

TARGET MEMORY MAP

(2) EOF

***** DIAGNOSTICS *****

SPM DUMP REQUEST.

PROGRAM IS AT OFFSET 9970 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 49850.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 3404

THE CURRENT INSTRUCTION(IN OCTAL HALFWORDS) IS 045000 011202

REGISTER OPERAND 1 AT SPM ADDRESS 0 IS(OCTAL) 0000000000

MEMORY OPERAND 1 AT MM ADDRESS 646 IS(OCTAL) 3777600401

SPM LOCATION OCTAL CONTENTS		SPM LOCATION OCTAL CONTENTS		SPM LOCATION OCTAL CONTENTS			
0	0000000000	1	0000000004	2	20100200400	3	20100200400
4	20100200400	5	20100200400	6	00100200401	7	37677577377
8	20100200400	9	20100200400	10	20000000001	11	20100200400
12	20000000001	13	00000000002	14	00000010004	15	000000006504
16	00000000000	17	00000000000	18	00000000000	19	000000000000
20	00000000000	21	00000000000	22	00000000000	23	000000000000
24	000000006514	25	00000000000	26	00000000000	27	000000000002
28	00000000000	29	00000000000	30	00000000000	31	000000000000
32	00000000000	33	00000000000	34	00000000000	35	000000000000
36	00000000000	37	00000000000	38	00000000000	39	000000000000
40	00000000000	41	00000000000	42	00000000000	43	000000000000
44	00000000000	45	00000000000	46	00000000000	47	000000000000
48	00000000000	49	00000000000	50	00000000000	51	000000000000
52	00000000000	53	00000000000	54	00000000000	55	000000000000
56	00000000000	57	00000000000	58	00000000000	59	000000000000
60	00000000000	61	00000000000	62	00000000000	63	000000000000

***** DIAGNOSTICS *****

SPM DUMP REQUEST.

PROGRAM IS AT OFFSET 9974 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 49870.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 3428

THE CURRENT INSTRUCTION(IN OCTAL HALFWORDS) IS 045000 011362

REGISTER OPERAND 1 AT SPM ADDRESS 0 IS(OCTAL) 3777777777

MEMORY OPERAND 1 AT MM ADDRESS 758 IS(OCTAL) 0300200000

SPM LOCATION OCTAL CONTENTS SPM LOCATION OCTAL CONTENTS SPM LOCATION OCTAL CONTENTS

0	3777777777	1	0000000004	2	20100200400	3	20100200400
4	20100200400	5	20100200400	6	00100200401	7	37677577377
8	20100200400	9	20100200400	10	20000000001	11	20100200400
12	20000000001	13	00000000002	14	00000010004	15	00000006504
16	00000000000	17	00000000000	18	00000000000	19	00000000000
20	00000000000	21	00000000000	22	00000000000	23	00000000000
24	00000006544	25	00000000230	26	00000000000	27	00000000000
28	00000000000	29	00000000000	30	00000000000	31	00000000000
32	00000000000	33	00000000000	34	00000000000	35	00000000000
36	00000000000	37	00000000000	38	00000000000	39	00000000000
40	00000000000	41	00000000000	42	00000000000	43	00000000000
44	00000000000	45	00000000000	46	00000000000	47	00000000000
48	00000000000	49	00000000000	50	00000000000	51	00000000000
52	00000000000	53	00000000000	54	00000000000	55	00000000000
56	00000000000	57	00000000000	58	00000000000	59	00000000000
60	00000000000	61	00000000000	62	00000000000	63	00000000000

***** DIAGNOSTICS *****

TRACE REQUEST.

PROGRAM IS AT OFFSET 10064 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 5320.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 3718

THE CURRENT INSTRUCTION(IN OCTAL HALFWORDS) IS 054060 011240.

REGISTER OPERAND 1 AT SPM ADDRESS 3 IS(OCTAL) 2010200400

MEMORY OPERAND 1 AT MM ADDRESS 676 IS(OCTAL) 1252525255

THE CURRENT (OCTAL) CONTENTS OF THE SPM REGISTERS ARE AS FOLLOWS:

SPM LOCATION OCTAL CONTENTS SPM LOCATION OCTAL CONTENTS SPM LOCATION OCTAL CONTENTS

0	0000005255	1	0000000000	2	03777777702	3	020100200400
4	020100200400	5	020100200400	6	000100200401	7	037677577377
8	03777777776	9	020100200400	10	020000000001	11	020100200400
12	020000000001	13	000000000002	14	000000010004	15	000000007202
16	500000000000	17	500000000000	18	500000000000	19	500000000000
20	500000000000	21	500000000000	22	500000000000	23	500000000000
24	000000007206	25	000000000200	26	000000000000	27	000000000002
28	000000000000	29	500000000000	30	500000000000	31	500000000000

***** DIAGNOSTICS *****

TRACE REQUEST.

PROGRAM IS AT OFFSET 10065 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 5325.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 3722

THE CURRENT INSTRUCTION (IN OCTAL HALFWORDS) IS 056040 011240

REGISTER OPERAND 1 AT SPM ADDRESS 2 IS(OCTAL) 3777777702

MEMORY OPERAND 1 AT MM ADDRESS 676 IS(OCTAL) 1252525255

THE CURRENT (OCTAL) CONTENTS OF THE SPM REGISTERS ARE AS FOLLOWS.

SPM LOCATION	OCTAL CONTENTS	SPM LOCATION	OCTAL CONTENTS	SPM LOCATION	OCTAL CONTENTS
0	000000000000	1	000000000000	2	037777777702
3	012525252525	4	020100200400	5	020100200400
6	000100200401	7	037677577377	8	037777777776
9	020100200400	10	020000000001	11	020100200400
12	020000000001	13	000000000002	14	000000010004
15	000000007202	16	500000000000	17	500000000000
18	500000000000	19	500000000000	20	500000000000
21	500000000000	22	500000000000	23	500000000000
24	000000007212	25	000000000000	26	000000000000
27	000000000000	28	000000000000	29	500000000000
30	500000000000	31	500000000000		

TRACE REQUEST.

SIMULATED ELAPSED TIME IS 50330.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 3726

THE CURRENT INSTRUCTION (IN OCTAL HALFWORDS) IS 054440 911310.

REGISTER OPERAND 1 AT SPM ADDRESS 2 IS(OCTAL) 03434343434

```
MEMORY OPERAND 1 AT MM ADDRESS 716 IS (OCTAL) 03434343434
```

THE CURRENT (OCTAL) CONTENTS OF THE SPM REGISTERS ARE AS FOLLOWS.

SPM LOCATION OCTAL CONTENTS SPM LOCATION OCTAL CONTENTS SPM LOCATION OCTAL CONTENTS

00707070707

037677577377

020100200400

[illegible][illegible][illegible][illegible][illegible]

***** DIAGNOSTICS *****

TRACE REQUEST.

PROGRAM IS AT OFFSET 10067 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 50335.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 3730

THE CURRENT INSTRUCTION(IN OCTAL HALFWORDS) IS 043600 017222

MEMORY OPERAND 1 AT MM ADDRESS 3734 IS(OCTAL) 13114011314

THE CURRENT (OCTAL) CONTENTS OF THE SPM REGISTERS ARE AS FOLLOWS.

SPM LOCATION OCTAL CONTENTS	SPM LOCATION OCTAL CONTENTS	SPM LOCATION OCTAL CONTENTS	SPM LOCATION OCTAL CONTENTS
0 000000052525	1 000000000004	2 003434343434	3 007070707071
4 020100200400	5 020100200400	6 000100200401	7 037677577377
8 037777777776	9 020100200400	10 020000000001	11 020100200400
12 020000000001	13 000000000002	14 000000010004	15 000000007202
16 500000000000	17 500000000000	18 500000000000	19 500000000000
20 500000000000	21 500000000000	22 500000000000	23 500000000000
24 000000007222	25 000000000200	26 000000000000	27 000000000000
28 000000000000	29 500000000000	30 500000000000	31 500000000000

***** DIAGNOSTICS *****

TRACE REQUEST.

PROGRAM IS AT OFFSET 10068 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 50340.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 3738

THE CURRENT INSTRUCTION(IN OCTAL HALFWORDS) IS 054460 011314

REGISTER OPERAND 1 AT SPM ADDRESS 3 IS(OCTAL) 07070707071

MEMORY OPERAND 1 AT MM ADDRESS 720 IS(OCTAL) 07070707071

THE CURRENT (OCTAL) CONTENTS OF THE SPM REGISTERS ARE AS FOLLOWS.

SPM LOCATION	OCTAL CONTENTS	SPM LOCATION	OCTAL CONTENTS	SPM LOCATION	OCTAL CONTENTS
0	000000052525	1	000000000004	2	003434343434
4	020100200400	5	020100200400	6	000100200401
8	037777777776	9	020100200400	10	020000000001
12	020000000001	13	000000000002	14	000000010004
16	500000000000	17	500000000000	18	500000000000
20	500000000000	21	500000000000	22	500000000000
24	000000007232	25	000000000000	26	000000000000
28	000000000000	29	500000000000	30	500000000000
				31	500000000000

***** DIAGNOSTICS *****

TRACE REQUEST.

PROGRAM IS AT OFFSET 10069 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 50345.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 3742

THE CURRENT INSTRUCTION(IN OCTAL HALFWORDS) IS 043600 017236.

MEMORY OPERAND 1 AT MM ADDRESS 3746 IS(OCTAL) 1304011254

THE CURRENT (OCTAL) CONTENTS OF THE SPM REGISTERS ARE AS FOLLOWS.

SPM LOCATION OCTAL CONTENTS	SPM LOCATION OCTAL CONTENTS	SPM LOCATION OCTAL CONTENTS	SPM LOCATION OCTAL CONTENTS
0 000000052525	1 000000000004	2 003434343434	3 007070707071
4 020100200400	5 020100200400	6 000100200401	7 037677577377
8 037777777776	9 020100200400	10 020000000001	11 020100200400
12 020000000001	13 000000000002	14 000000010004	15 000000007202
16 500000000000	17 500000000000	18 500000000000	19 500000000000
20 500000000000	21 500000000000	22 500000000000	23 500000000000
24 000000007236	25 000000000000	26 000000000000	27 000000000000
28 000000000000	29 500000000000	30 500000000000	31 500000000000

***** DIAGNOSTICS *****

TRACE REQUEST.

PROGRAM IS AT OFFSET 10070 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 50350.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 3750

THE CURRENT INSTRUCTION (IN OCTAL HALFWORDS) IS 054220 011254

REGISTER OPERAND 1 AT SPM ADDRESS 9 IS(OCTAL) 20100200400

MEMORY OPERAND 1 AT MM ADDRESS 688 IS(OCTAL) 052525252

THE CURRENT (OCTAL) CONTENTS OF THE SPM REGISTERS ARE AS FOLLOWS.

SPM LOCATION OCTAL CONTENTS	SPM LOCATION OCTAL CONTENTS	SPM LOCATION OCTAL CONTENTS	SPM LOCATION OCTAL CONTENTS
0 00000052525	1 0000000000004	2 003434343434	3 00707070707071
4 020100200400	5 020100200400	6 000100200401	7 037677577377
8 03777777776	9 020100200400	10 020000000001	11 020100200400
12 020000000001	13 000000000002	14 000000010004	15 000000007202
16 500000000000	17 500000000000	18 500000000000	19 500000000000
20 500000000000	21 500000000000	22 500000000000	23 500000000000
24 00000007246	25 000000000200	26 000000000000	27 000000000000
28 000000000000	29 500000000000	30 500000000000	31 500000000000

***** DIAGNOSTICS *****

TRACE REQUEST.

PROGRAM IS AT OFFSET 10071 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 50355.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 3754

THE CURRENT INSTRUCTION(IN OCTAL HALFWORDS) IS 056200 011344

REGISTER OPERAND 1 AT SPM ADDRESS 8 IS(OCTAL) 377777776

MEMORY OPERAND 1 AT MM ADDRESS 744 IS(OCTAL) 252525252

THE CURRENT (OCTAL) CONTENTS OF THE SPM REGISTERS ARE AS FOLLOWS.

SPM LOCATION	OCTAL CONTENTS	SPM LOCATION	OCTAL CONTENTS	SPM LOCATION	OCTAL CONTENTS
0	00000052525	1	000000000004	2	003434343434
4	020100200400	5	020100200400	6	000100200401
8	03777777776	9	005252525252	10	020000000001
12	020000000001	13	000000000002	14	000000010004
16	500000000000	17	500000000000	18	500000000000
20	500000000000	21	500000000000	22	500000000000
24	000000007252	25	000000000200	26	000000000000
28	000000000000	29	500000000000	30	500000000000
		31	500000000000		

***** DIAGNOSTICS *****

TRACE REQUEST.

PROGRAM IS AT OFFSET 10072 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 50360.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 3758

THE CURRENT INSTRUCTION(IN OCTAL HALFWORDS) IS 054600 011330

REGISTER OPERAND 1 AT SPM ADDRESS 8 IS(OCTAL) 36161616161

MEMORY OPERAND 1 AT MM ADDRESS 732 IS(OCTAL) 36161616161

THE CURRENT (OCTAL) CONTENTS OF THE SPM REGISTERS ARE AS FOLLOWS.

SPM LOCATION OCTAL CONTENTS	SPM LOCATION OCTAL CONTENTS	SPM LOCATION OCTAL CONTENTS	SPM LOCATION OCTAL CONTENTS
0 00000052525	1 000000000004	2 003434343434	3 007070707071
4 020100200400	5 020100200400	6 000100200401	7 037677577377
8 036161616161	9 034343434344	10 020000000001	11 020100200400
12 020000000001	13 000000000002	14 000000010004	15 000000007202
16 500000000000	17 500000000000	18 500000000000	19 500000000000
20 500000000000	21 500000000000	22 500000000000	23 500000000000
24 000000007256	25 000000000200	26 000000000000	27 000000000000
28 000000000000	29 500000000000	30 500000000000	31 500000000000

***** DIAGNOSTICS *****

TRACE REQUEST.

PROGRAM IS AT OFFSET 10073 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 50365.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 3762

THE CURRENT INSTRUCTION(OCTAL HALFWORDS) IS 043600 017262

MEMORY OPERAND 1 AT MM ADDRESS 3766 IS(OCTAL) 13140011304

THE CURRENT (OCTAL) CONTENTS OF THE SPM REGISTERS ARE AS FOLLOWS.

SPM LOCATION	OCTAL CONTENTS	SPM LOCATION	OCTAL CONTENTS	SPM LOCATION	OCTAL CONTENTS
0	000000052525	1	000000000004	2	003434343434
3	007070707071	4	020100200400	5	020100200400
6	000100200401	7	037677577377	8	036161616161
9	034343434344	10	020000000001	11	020100200400
12	020100000001	13	000000000002	14	000000010004
15	000000007202	16	500000000000	17	500000000000
18	500000000000	19	500000000000	20	500000000000
21	500000000000	22	500000000000	23	500000000000
24	000000007262	25	000000000200	26	000000000000
27	000000000000	28	000000000000	29	500000000000
30	500000000000	31	500000000000		

INSERT

SPM DUMP REQUEST.

SIMULATED ELAPSED TIME IS 51255.000 MSEC.

THE CURRENT INSTRUCTION (IN OCTAL HALFWORDS) IS 045400 011150.

MEMORY OPERAND 1 AT MM ADDRESS 620 IS(UCTAL) 3777722645

SPM LOCATION	CTCL CONTENTS	SPM LOCATION	CTCL CONTENTS	SPM LOCATION	CTCL CONTENTS	SPM LOCATION	CTCL CONTENTS
0	0000000001	1	0000000004	2	0000000000	3	2000000000
4	0000000000	5	0000000000	6	0000000000	7	3767757737
8	3616161616	9	3434343434	10	2000000001	11	2010020040
12	3777777777	13	0000000003	14	0000001000	15	02000013066
16	0000000000	17	0000000000	18	0000000000	19	0000000000
20	0000000000	21	0000000000	22	0000000000	23	0000000000
24	00000013076	25	0000000020	26	0000000000	27	0000000002
28	0000000000	29	0000000000	30	0000000000	31	0000000000
32	0000000000	33	0000000000	34	0000000000	35	0000000000
36	0000000000	37	0000000000	38	0000000000	39	0000000000
40	0000000000	41	0000000000	42	0000000000	43	0000000000
44	0000000000	45	0000000000	46	0000000000	47	0000000000
48	0000000000	49	0000000000	50	0000000000	51	0000000000
52	0000000000	53	0000000000	54	0000000000	55	0000000000
56	0000000000	57	0000000000	58	0000000000	59	0000000000
60	0000000000	61	0000000000	62	0000000000	63	0000000000

***** DIAGNOSTICS *****

SPM DUMP REQUEST.

PROGRAM IS AT OFFSET 10256 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 51280.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 5722

THE CURRENT INSTRUCTION(IN OCTAL HALFWORDS) IS 045440 011156

REGISTER OPERAND 1 AT SPM ADDRESS 2 IS(OCTAL) 3777722645

MEMORY OPERAND 1 AT MM ADDRESS 626 IS(OCTAL) 24551255132

SPM LOCATION OCTAL CONTENTS SPM LOCATION OCTAL CONTENTS SPM LOCATION OCTAL CONTENTS

0	0000000000	1	0000000004	2	3777722645	3	2000000000
4	0000000000	5	0000000000	6	0000000000	7	3767757737
8	3616161616	9	3434343434	10	2000000001	11	2010020040
12	3777777777	13	0000000003	14	00000010004	15	02000013066
16	0000000000	17	0000000000	18	0000000000	19	0000000000
20	0000000000	21	0000000000	22	0000000000	23	0000000000
24	00000013132	25	00000000200	26	0000000000	27	0000000000
28	0000000000	29	0000000000	30	0000000000	31	0000000000
32	0000000000	33	0000000000	34	0000000000	35	0000000000
36	0000000000	37	0000000000	38	0000000000	39	0000000000
40	0000000000	41	0000000000	42	0000000000	43	0000000000
44	0000000000	45	0000000000	46	0000000000	47	0000000000
48	0000000000	49	0000000000	50	0000000000	51	0000000000
52	0000000000	53	0000000000	54	0000000000	55	0000000000
56	0000000000	57	0000000000	58	0000000000	59	0000000000
60	0000000000	61	0000000000	62	0000000000	63	0000000000

INSTR2

*****DIAGNOSTICS*****

SNAP REQUEST.

TRIGGERED BY MEMORY ADDRESS 96

PROGRAM IS AT OFFSET 228986 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 114930.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 6852

THE CURRENT INSTRUCTION(IN OCTAL HALFWORDS) IS 050000 010134

REGISTER OPERAND 1 AT SPM ADDRESS 0 IS(OCTAL) 0000000000

MEMORY OPERAND 1 AT MM ADDRESS 96 IS(OCTAL) 2000000000

THE SNAPPED LOCATIONS AND THEIR (OCTAL) CONTENTS ARE AS FOLLOWS.

MM LOCATION	OCTAL CONTENTS
32	20000005514
36	00000000000

INSER2

*****DIAGNOSTICS*****

SNAP REQUEST.

TRIGGERED BY MEMORY ADDRESS 32

PROGRAM IS AT OFFSET 228990 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 1144950.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 6904

THE CURRENT INSTRUCTION(IN OCTAL HALFWORDS) IS 054000 010334

REGISTER OPERAND 1 AT SPM ADDRESS 0 IS(OCTAL) 20000015364

MEMORY OPERAND 1 AT MM ADDRESS 32 IS(OCTAL) 00000000125

THE SNAPPED LOCATIONS AND THEIR (OCTAL) CONTENTS ARE AS FOLLOWS.

MM LOCATION OCTAL CONTENTS

96 00000000000

100 00000000000

*****DIAGNOSTICS*****

SNAP REQUEST.

TRIGGERED BY MEMORY ADDRESS 96

PROGRAM IS AT OFFSET 228999 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 1144995.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 6946

THE CURRENT INSTRUCTION(IN OCTAL HALFWORDS) IS 050003 010134

REGISTER OPERAND 1 AT SPM ADDRESS 0 IS(OCTAL) 200000000000

MEMORY OPERAND 1 AT MM ADDRESS 96 IS(OCTAL) 000000000000

THE SNAPPED LOCATIONS AND THEIR (OCTAL) CONTENTS ARE AS FOLLOWS.

MM LOCATION	OCTAL CONTENTS
32	20000005514
36	000000000000

33000000

00000000

00000000

00000000

00000000

00000000

***** DIAGNOSTICS *****

MM BLOCK DUMP REQUEST.

PROGRAM IS AT OFFSET 229002 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 1145010.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 6956

THE CURRENT INSTRUCTION(IN OCTAL HALFWORDS) IS 005252 010140

MM LOCATION OCTAL CONTENTS

24 200000004574

25 200000000000

26 20000015460

27 200000000000

28 20000015204

29 200000000000

30 200000004574

31 200000000000

32 20000005514

33 000000000000

34 000000000000

35 000000000000

36 000000000000

37 000000000000

38 000000000000

39 000000000000

40 000000000000

41 000000000000

42 000000000000

43 000000000000

44 000000000000

45 000000000000

50	000000000001
51	000000000000
52	000000000000
53	000000000000
54	000000000000
55	000000000000
56	000000000000
57	000000000000
58	000000000000
59	000000000000
60	000000000000
61	000000000000
62	000000000000
63	000000000000
64	000000000000
65	000000000000
66	000000000000
67	000000000000
68	000000000000
69	000000000000
70	000000000000
71	000000000000
72	000000000000
73	000000000000
74	000000000000
75	000000000000
76	000000000000
77	000000000000
78	000000000000
79	000000000000

81	0000000000
82	0000000000
83	0000000000
84	0000000000
85	0000000000
86	0000000000
87	0000000000
88	0000000000
89	0000000000
90	0000000000
91	0000000000
92	0000000000
93	0000000000
94	0000000000
95	0000000000
96	0000000000
97	0000000000
98	0000000000
99	0000000000
100	0000000000
101	0000000000
102	0000000004
103	2000040000
104	2000001450
105	2000000000
106	04000001514
107	0000000000
108	0000000004
109	0000000010
110	0000000014

116	000000000044
117	000000000050
118	000000000054
119	000000000060
120	000000000064
121	000000000070
122	000000000074
123	000000000000
124	000000000034
125	000000000010
126	000000000014
127	000000000020
128	000000000024
129	000000000030
130	000000000034
131	000000000040
132	000000000044
133	000000000050
134	000000000054
135	000000000060
136	000000000064
137	000000000070

INER2

*****DIAGNOSTICS*****

SNAP REQUEST.

TRIGGERED BY MEMORY ADDRESS 32

PROGRAM IS AT OFFSET 22903 FROM FIRST EXECUTABLE INSTRUCTION.

SIMULATED ELAPSED TIME IS 1145015.000 MSEC.

THE CURRENT INSTRUCTION ADDRESS(PCOUNTER) IS 6964

THE CURRENT INSTRUCTION(14 OCTAL HALFWORDS) IS 054000 010034

REGISTER OPERAND 1 AT MM ADDRESS 0 IS(OCTAL) 21000015460

MEMORY OPERAND 1 AT MM ADDRESS 32 IS(OCTAL) 3770000252

THE SHAPED LOCATIONS AND THEIR (OCTAL) CONTENTS ARE AS FOLLOWS.

MM LOCATION OCTAL CONTENTS

96 00000010000

100 00000000000

DONE 15 00000001754

INSTRUCTION CLASS DISTRIBUTION

CLASS	COUNT	TIME	PERCENT
1	2989.0	29890.0	1.3
2	46091.0	460910.0	20.1
3	17.0	170.0	0.0
4	12403.0	124030.0	0.5
5	178658.0	1786580.0	78.0
6	52.0	520.0	0.0
7	-0.0	-0.0	-0.0
8	-0.0	-0.0	-0.0
9	12.0	120.0	0.0
10	2.0	20.0	0.0
	229041.0	1145205.0	100.0

CSC

COMPUTER SCIENCES CORPORATION

Major Offices and Facilities Throughout the World